HD64336086 データシートの表示（PDF） - Renesas Electronics
部品番号
コンポーネント説明
メーカー
HD64336086 Datasheet PDF : 506 Pages
| |||
16.6.1 Multiprocessor Serial Data Transmission ............................................................. 298
16.6.2 Multiprocessor Serial Data Reception .................................................................. 300
16.7 Interrupts............................................................................................................................ 304
16.8 Usage Notes ....................................................................................................................... 305
16.8.1 Break Detection and Processing ........................................................................... 305
16.8.2 Mark State and Break Sending ............................................................................. 305
16.8.3 Receive Error Flags and Transmit Operations
(Clocked Synchronous Mode Only) ..................................................................... 305
16.8.4 Receive Data Sampling Timing and Reception Margin in Asynchronous
Mode..................................................................................................................... 306
Section 17 I2C Bus Interface 2 (IIC2)................................................................ 307
17.1 Features.............................................................................................................................. 307
17.2 Input/Output Pins............................................................................................................... 310
17.3 Register Descriptions......................................................................................................... 310
17.3.1 I2C Bus Control Register 1 (ICCR1)..................................................................... 311
17.3.2 I2C Bus Control Register 2 (ICCR2)..................................................................... 313
17.3.3 I2C Bus Mode Register (ICMR)............................................................................ 315
17.3.4 I2C Bus Interrupt Enable Register (ICIER)........................................................... 317
17.3.5 I2C Bus Status Register (ICSR)............................................................................. 319
17.3.6 Slave Address Register (SAR).............................................................................. 322
17.3.7 I2C Bus Transmit Data Register (ICDRT) ............................................................ 323
17.3.8 I2C Bus Receive Data Register (ICDRR).............................................................. 323
17.3.9 I2C Bus Shift Register (ICDRS)............................................................................ 323
17.4 Operation ........................................................................................................................... 324
17.4.1 I2C Bus Format...................................................................................................... 324
17.4.2 Master Transmit Operation................................................................................... 325
17.4.3 Master Receive Operation .................................................................................... 327
17.4.4 Slave Transmit Operation ..................................................................................... 329
17.4.5 Slave Receive Operation....................................................................................... 332
17.4.6 Clocked Synchronous Serial Format .................................................................... 333
17.4.7 Noise Canceler...................................................................................................... 336
17.4.8 Example of Use..................................................................................................... 336
17.5 Interrupt Request................................................................................................................ 341
17.6 Bit Synchronous Circuit..................................................................................................... 342
17.7 Usage Notes ....................................................................................................................... 343
17.7.1 Issue (Retransmission) of Start/Stop Conditions .................................................. 343
17.7.2 WAIT Setting in I2C Bus Mode Register (ICMR) ................................................ 343
Rev. 2.00 Sep. 23, 2005 Page xvi of xxx
Share Link: 