DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

A8514KLPTR-T データシートの表示(PDF) - Allegro MicroSystems

部品番号
コンポーネント説明
メーカー
A8514KLPTR-T Datasheet PDF : 35 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
A8514
Wide Input Voltage Range, High Efficiency
Fault Tolerant LED Driver
Input overcurrent protection and disconnect switch
The primary function of the input disconnect switch is to protect
the system and the device from catastrophic input currents during
a fault condition. The external circuit implementing the discon-
nect is shown in figure 29. If the input disconnect switch is not
used, the VSENSE pin must be tied to VIN and the GATE pin
must be left open.
When selecting the external PMOS, check for the following
parameters:
• Drain-source breakdown voltage V(BR)DSS > –40 V
• Gate threshold voltage (make sure it is fully conducting at
VGS = –4 V, and cut-off at –1 V)
• RDS(on): Make sure the on-resistance is rated at VGS = –4.5 V or
similar, not at –10 V; derate it for higher temperature
The input disconnect switch has two modes of operation:
• 1X mode When the input current is between one and two times
the preset current limit value, the disconnect switch enters a con-
stant-current mode for a maximum duration of 10,000 cycles or
5 ms at 2 MHz. During this time, the Fault flag is set immediately
and the disconnect switch goes into a linear mode of operation,
in which the input current will be limited to a value approximate
to the 1X current trip point level (figure 30). If the fault corrects
itself before the expiration of the timer, the Fault flag will be
removed and normal operation will resume.
C1
FAULT
(1) Initial fault
detected
IIN
(3) IIN limited to 3 A
C2
(2) Disconnect switch
goes into a linear mode
GATE
C3
(4) After 12.5 ms,
disconnect switch
shuts down
C4 PWM/EN
t
Figure 30. Showing typical wave forms for a 3-A, 1X current limit under a
fault condition; shows fSW = 800 kHz, ¯F¯¯A¯U¯¯L¯¯T¯ (ch1, 5 V/div.), IIN (ch2, 2 A/
div.), GATE (ch3, 5 V/div.), and PWM/EN (ch4, 5 V/div.), time = 5 ms/div.
The user can also during this time decide whether to shut down
the A8514. To immediately shut down the device, pull the FSET/
SYNC pin low for more than 7 μs. After the FSET/SYNC pin has
been low for a period longer than 7 μs, the IC will stop switching, C1
the input disconnect switch will open, and the LEDx pins will
stop sinking current. The A8514 can be powered-down into low
power mode. To do so, disable the IC by keeping the PWM/EN
C2
pin low for a period of 32,750 clock cycles. To keep the discon-
nect switch stable while the disconnect switch is in 1X mode, use
a 22 nF capacitor for CC and a 20 Ω resistor for RC.
C3
FAULT
Fault flag set at
1X trip point
GATE
IIN
A8514 shuts down at
2X trip point
VIN
RSC
Q1
To L1
C4 PWM/EN
RADJ
RC
CC
GATE
VSENSE A8514
VIN
t
Figure 31. 2X mode, secondary overcurrent fault condition. IIN is the input
current through the switch. The Fault flag is set at the 1X current limit, and
when the 2X current limit is reached the A8514 disables the gate of the
disconnect switch (GATE); shows ¯F¯¯A¯U¯¯L¯¯T¯ (ch1, 5 V/div.), GATE (ch2,
10 V/div.), IIN (ch3, 2 A/div.), and PWM/EN (ch4, 5 V/div.), time = 5 μs/div.
Figure 29. Typical circuit showing the implementation of the input
disconnect feature.
Allegro MicroSystems, Inc.
22
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]