AD9786BSV データシートの表示（PDF） - Analog Devices

部品番号

コンポーネント説明

メーカー

AD9786BSV

16-Bit, 200 MSPS/500 MSPS TxDAC+® with 2×/4×/8× Interpolation and Signal Processing

Analog Devices 

MSB/LSB TRANSFERS

The AD9786 serial port can support both MSB-first or LSB-first

data formats. This functionality is controlled by register address

DATADIR (0x00[6]). The default is MSB first. When this bit is

set active high, the AD9786 serial port is in LSB-first format.

That is, if the AD9786 is in LSB-first mode, the instruction byte

must be written from least significant bit to most significant bit.

Multibyte data transfers in MSB-first format can be completed

by writing an instruction byte that includes the register address

of the most significant byte. In MSB-first mode, the serial port

internal byte address generator decrements for each byte

required of the multibyte communication cycle. Multibyte data

transfers in LSB-first format can be completed by writing an

instruction byte that includes the register address of the least

significant byte. In LSB-first mode, the serial port internal byte

address generator increments for each byte required of the

multibyte communication cycle.

The AD9786 serial port controller address increments from 0x1F

to 0x00 for multibyte I/O operations if the MSB-first mode is

active. The serial port controller address decrements from 0x00 to

0x1F for multibyte I/O operations if the LSB-first mode is active.

NOTES ON SERIAL PORT OPERATION

The AD9786 serial port configuration bits reside in Bit 6 and

Bit 7 of Register Address 0x00. Note that the configuration

changes immediately upon writing to the last bit of the register.

For multibyte transfers, writing to this register might occur

during the middle of a communication cycle. Care must be

taken to compensate for this new configuration for the

remaining bytes of the current communication cycle.

The same considerations apply to setting the software reset

SWRST (0x00[5]) bit. All other registers are set to their default

values, but the software reset does not affect the bits in Register

Address 0x00 and Register Address 0x04.

It is recommended to use only single-byte transfers when

changing serial port configurations or initiating a software

reset.

AD9786

CSB

SCLK

SDIO

SDO

INSTRUCTION CYCLE

DATA TRANSFER CYCLE

R/W N1 N0 A4 A3 A2 A1 A0 D7 D6N D5N

D30 D20 D10 D00

D7 D6N D5N

D30 D20 D10 D00

Figure 37. Serial Register Interface Timing MSB First

CSB

SCLK

SDIO

SDO

INSTRUCTION CYCLE

DATA TRANSFER CYCLE

A0 A1 A2 A3 A4 N0 N1 R/W D00 D10 D20

D4N D5N D6N D7N

D00 D10 D20

D4N D5N D6N D7N

Figure 38. Serial Register Interface Timing LSB First

CSB

SCLK

SDIO

tDS

tSCLK

tPWH

tPWL

tDS

tDH

INSTRUCTION BIT 7

INSTRUCTION BIT 6

Figure 39. Timing Diagram for Register Write

CSB

SCLK

SDIO

SDO

tDV

DATA BIT n

DATA BIT n–1

Figure 40. Timing Diagram for Register Read

Rev. B | Page 21 of 56

Share Link: