AS7C1029
®
Read cycle (over the operating range)3,9
Parameter
Read cycle time
Address access time
Chip enable (CE) access time
Output enable (OE) access time
Output hold from address change
CE low to output in low Z
CE low to output in high Z
OE low to output in low Z
OE high to output in high Z
Power up time
Power down time
Key to switching waveforms
Rising input
Symbol
tRC
tAA
tACE
tOE
tOH
tCLZ
tCHZ
tOLZ
tOHZ
tPU
tPD
Falling input
AS7C1029-12
Min
Max
Unit
12
–
ns
–
12
ns
–
12
ns
–
6
ns
4
–
ns
3
–
ns
0
6
ns
0
–
ns
0
5
ns
0
–
ns
–
12
ns
Undefined/don’t care
Read waveform 1 (address controlled)3,6,7,9
tRC
Address
tAA
DOUT
tOH
Data valid
Read waveform 2 (CE and OE controlled)3,6,8,9
CE
tRC1
OE
DOUT
Supply
current
tACE
tCLZ
tPU
tOE
tOLZ
50%
Data valid
tOHZ
tCHZ
tPD
50%
Notes
3
3
5
4, 5
4, 5
4, 5
4, 5
4, 5
4, 5
ICC
ISB
12/5/06, v. 1.0
Alliance Memory
P. 4 of 9