CY7C1360B-166AJI データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY7C1360B-166AJI Datasheet PDF : 34 Pages
| |||
CY7C1360B
CY7C1362B
Truth Table[3, 4, 5, 6, 7, 8]
Operation
Add. Used CE1 CE2 CE3 ZZ ADSP ADSC ADV WRITE OE CLK
DQ
Deselect Cycle, Power Down None
H X XL X
L
X
X X L-H Three-State
Deselect Cycle, Power Down None
L L XL L
X
X
X X L-H Three-State
Deselect Cycle, Power Down None
L X HL L
X
X
X X L-H Three-State
Deselect Cycle, Power Down None
L L XL H
L
X
X X L-H Three-State
Deselect Cycle, Power Down None
L X HL H
L
X
X X L-H Three-State
Snooze Mode, Power Down
None
X X XH X
X
X
X
X X Three-State
READ Cycle, Begin Burst
External L H L L L
X
X
X
L L-H
Q
READ Cycle, Begin Burst
External L H L L L
X
X
X H L-H Three-State
WRITE Cycle, Begin Burst
External L H L L H
L
X
L
X L-H
D
READ Cycle, Begin Burst
External L H L L H
L
X
H
L L-H
Q
READ Cycle, Begin Burst
External L H L L H
L
X
H H L-H Three-State
READ Cycle, Continue Burst
Next
X X XL H
H
L
H
L L-H
Q
READ Cycle, Continue Burst
Next
X X XL H
H
L
H H L-H Three-State
READ Cycle, Continue Burst
Next
H X XL X
H
L
H
L L-H
Q
READ Cycle, Continue Burst
Next
H X XL X
H
L
H H L-H Three-State
WRITE Cycle, Continue Burst Next
X X XL H
H
L
L
X L-H
D
WRITE Cycle, Continue Burst Next
H X XL X
H
L
L
X L-H
D
READ Cycle, Suspend Burst Current X X X L H
H
H
H
L L-H
Q
READ Cycle, Suspend Burst Current X X X L H
H
H
H H L-H Three-State
READ Cycle, Suspend Burst Current H X X L X
H
H
H
L L-H
Q
READ Cycle, Suspend Burst Current H X X L X
H
H
H H L-H Three-State
WRITE Cycle, Suspend Burst Current X X X L H
H
H
L
X L-H
D
WRITE Cycle, Suspend Burst Current H X X L X
H
H
L
X L-H
D
Notes:
3. X = “Don't Care.” H = Logic HIGH, L = Logic LOW.
4. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.
5. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
6. CE1, CE2, and CE3 are available only in the TQFP package. BGA package has only 2 chip selects CE1 and CE2.
7. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BWX. Writes may occur only on subsequent clocks
after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the Write cycle to allow the outputs to three-state. OE is
a don't care for the remainder of the Write cycle
8. OE is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle all data bits are Three-State when
OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
9. Table only lists a partial listing of the byte write combinations. Any combination of BW[A:D] is valid. Appropriate write will be done based on which byte write is active.
Document #: 38-05291 Rev. *C
Page 14 of 34
Share Link: 