DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

HIP1012A(2004) データシートの表示(PDF) - Intersil

部品番号
コンポーネント説明
メーカー
HIP1012A
(Rev.:2004)
Intersil
Intersil 
HIP1012A Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HIP1012A
Electrical Specifications
PARAMETER
VDD = 12V, CVG = 0.01µF, CTIM = 0.1µF, RSENSE = 0.1, CBULK = 220µF, ESR = 0.5,
TA = TJ = 0°C to 70°C, Unless Otherwise Specified (Continued)
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
Gate Turn-On Current
3X Gate Discharge Current
5V Undervoltage Threshold
3.3V Undervoltage Threshold
3.3/5VG High Voltage
ION5V
3XdisI
5VVUV
3.3VVUV
3/5VG
CVG = 0.01µF
CVG = 0.01µF, PWRON = Low
8
10
12
0.5
0.75
-
4.35
4.5
4.65
2.65
2.8
2.95
11.2
11.9
-
SUPPLY CURRENT AND IO SPECIFICATIONS
VDD Supply Current
VDD POR Rising Threshold
VDD POR Falling Threshold
Current Limit Time-Out
PWRON Pull-up Voltage
IVDD
TILIM
CTIM = 0.1µF
PWRN_V PWRON pin open
4
8
10
9.5
10.0
10.7
9.3
9.8
10.3
16
20
24
1.8
2.4
3.2
PWRON Rising Threshold
PWR_Vth
1.1
1.5
2
PWRON Hysteresis
PWR_hys
0.1
0.2
0.3
PWRON Pull-Up Current
PWRN_I
60
80
100
Current Limit Time-Out Threshold (CTIM)
CTIM Charging Current
CTIM Discharge Current
CTIM Pull-Up Current
RILIM Pin Current Source Output
Charge Pump Output Current
Charge Pump Output Voltage
CTIM_Vth
CTIM_I
CTIM_disI
CTIM_disI
RILIM_Io
Qpmp_Io
Qpmp_Vo
VCTIM = 8V
CPUMP = 0.1µF, CPUMP = 16V
No load
1.8
2
2.2
8
10
12
1.7
2.6
3.5
3.5
5
6.5
90
100
110
320
560
800
17.2
17.4
-
Charge Pump Output Voltage - Loaded
Qpmp_VIo Load current = 100µA
16.2
16.7
-
Charge Pump POR Rising Threshold
Qpmp+Vth
15.6
16
16.5
Charge Pump POR Falling Threshold
Qpmp-Vth
15.2
15.7
16.2
UNITS
µA
A
V
V
V
mA
V
V
ms
V
V
V
µA
V
µA
mA
mA
µA
µA
V
V
V
V
HIP1012A Description and Operation
The HIP1012A is a multifeatured dual power supply
distribution controller, including programmable current
limiting regulation and time to latch off. Additionally the
HIP1012A operates both as a +3.3V and 5V or a +5V and
+12V power supply controller with each mode having
appropriate UnderVoltage (UV) fault notification levels.
Upon initial power up HIP1012A can either isolate the
voltage supply from the load by holding the external
N-Channel MOSFET switches off or apply the supply rail
voltage directly to the load for true hot swap capability. In
either case the HIP1012A turns on in a soft start mode
protecting the supply rail from sudden current loading. If
either PWRON pin is pulled low the HIP1012A will be in
true hot swap mode. Both PWRON pins must be high to
turn off the HIP1012A thus isolating the power supply from
the load through the external FETs.
At turn-on, the gate capacitor of each external N-Channel
MOSFET is charged with a 10µA current source. These
capacitors create a programmable ramp (soft turn-on). A
charge pump supplies the gate drive for the 12V supply
switch driving that gate to 17V.
The load currents pass through two external current sense
resistors. When the voltage across either resistor exceeds
the user programmed Overcurrent (OC) voltage threshold
value, (see Table 1) the controller enters current regulation.
At this time the time-out capacitor, CTIM, starts charging with
a 10µA current source and the controller enters the time out
period. The length of the time out period is set by the single
external capacitor (see Table 2) placed from the CTIM pin
(pin 10) to ground and is characterized by a lowered gate
drive voltage to the appropriate external N-Channel
MOSFET. Once CTIM charges to 2V, an internal comparator
is tripped resulting in both N-Channel MOSFETs being
latched off.
5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]