IDT70P247 データシートの表示（PDF） - Integrated Device Technology
部品番号
コンポーネント説明
メーカー
IDT70P247 Datasheet PDF : 23 Pages
| |||
IDT70P257/247L
Low Power 1.8V 8K/4K x 16 Dual-Port Static RAM
Preliminary
Industrial Temperature Range
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage(4)
70P257/247
Ind'l Only
Symbol
Parameter
Min. Max. Unit
WRITE CYCLE
tWC
Write Cycle Time
55
____
ns
tEW
Chip Enable to End-of-Write(3)
45
____
ns
tAW
Address Valid to End-of-Write
45
____
ns
tAS
Address Set-up Time(3)
0
____
ns
tWP
Write Pulse Width
40
____
ns
tWR
Write Recovery Time
0
____
ns
tDW
Data Valid to End-of-Write
30
____
ns
tHZ
Output High-Z Time(1,2)
____
25
ns
tDH
Data Hold Time(4)
0
____
ns
tWZ
Write Enable to Output in High-Z(1,2)
____
25
ns
tOW
Output Active from End-of-Write(1,2,4)
0
____
ns
tSWRD
SEM Flag Write to Read Time
10
____
ns
tSPS
SEM Flag Contention Window
10
____
ns
NOTES:
5684 tbl 12
1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load.
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access SRAM, CE = VIL, UB or LB = VIL, SEM = VIH. To access semaphore, CE = VIH or UB and LB = VIH and SEM = VIL. Either condition must be valid for
the entire tEW time.
4. The specification for tDH must be met by the device supplying write data to the SRAM under all operating conditions. Although tDH and tOW values will vary over
voltage and temperature, the actual tDH will always be smaller than the actual tOW.
61.402
Share Link: 