MC33560DTB データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

メーカー

MC33560DTB

Power Management and Interface IC for Smartcard Readers and Couplers

ON Semiconductor 

MC33560

CARD VCC AND CARD CLOCK PROGRAMMING

The CRDVCC and ASYCLK programming options allow the system clock frequency to be matched to the card clock

frequency and to select 3.0 V or 5.0 V CRDVCC supply. Table 3 shows the values of PWRON, RESET and I/O for the possible

options. The default power reset condition is state 4 (synchronous clock and CRDVCC =5.0 V). All states are latched for each

output variable in programming mode at the positive transition of CS (Figure 20).

Table 3. CARD VCC AND CARD CLOCK TRUTH TABLE

STATE#

PWRON

RESET

I/O

0

L

L

L

CRDVCC

3V

CRDCLK

SYNCLK

1

L

L

H

3V

ASYCLKIN/4

2

L

H

H

3V

ASYCLKIN/2

3

L

H

L

3V

ASYCLKIN

4

H

L

L

5V

SYNCLK

5

H

L

H

5V

ASYCLKIN/4

6

H

H

H

5V

ASYCLKIN/2

7

H

H

L

5V

ASYCLKIN

NOTE: Card clock integrity is maintained during all frequency commutations (no spikes).

State 4 is the default state at power on.

DC−DC CONVERTER AND CARD DETECTOR STATUS

The MC33560 status can be polled when CS = L. Please

consult Table 2 for a description of input and output

signals.The significance of the status message is described

in Table 4.

Table 4. RDYMOD STATUS MESSAGES

PWRON RDYMOD

(Input) (Output)

Message

LOW

LOW

No card

LOW

HIGH

Card present

HIGH

LOW

DC−DC converter overload

HIGH

HIGH

DC−DC converter OK

DETAILED OPERATING DESCRIPTION

INTRODUCTION

The MC33560 Smartcard interface IC has been designed

to provide all necessary functions for safe data transfers

between a microcontroller and a smartcard or memory card.

A card detector scans for the presence of a card and

generates a debounced wake−up signal to the

microcontroller.

Communication and control signal levels are translated

between the digital interface and the card interface by the

voltage level translator, and the card clock is matched to the

system clock frequency by the programmable card clock

generator. The power management unit enables the DC−DC

converter for card power supply, supervises the

powerup/down sequence of the card’s I/O and signal lines,

and keeps the power consumption very low in standby

mode.

All card interface pins have adequate ESD protection, and

fault monitoring (VBATlow, VCClow, ICClim) guarantees

hazard free card reader operation.

Several MC33560s can be operated in parallel, using the

same control and data bus, through the use of the chip select

signal CS.

http://onsemi.com

12

Share Link: