MPC5644A データシートの表示（PDF） - Freescale Semiconductor

部品番号

コンポーネント説明

メーカー

MPC5644A

Microcontroller

Freescale Semiconductor 

1.4.12 Reaction module

The reaction module provides the ability to modulate output signals to manage closed loop control without CPU assistance. It

works in conjunction with the eQADC and eTPU2 to increase system performance by removing the CPU from the current

control loop.

The reaction module has the following features:

• Six reaction channels

• Each channel output is a bus of three signals, providing ability to control 3 inputs.

• Each channel can implement a peak and hold waveform, making it possible to implement up to six independent peak

and hold control channels

Target applications include solenoid control for direct injection systems and valve control in automatic transmissions

1.4.13 eQADC

The enhanced queued analog to digital converter (eQADC) block provides accurate and fast conversions for a wide range of

applications. The eQADC provides a parallel interface to two on-chip analog to digital converters (ADC), and a single master

to single slave serial interface to an off-chip external device. Both on-chip ADCs have access to all the analog channels.

The eQADC prioritizes and transfers commands from six command conversion command ‘queues’ to the on-chip ADCs or to

the external device. The block can also receive data from the on-chip ADCs or from an off-chip external device into the six

result queues, in parallel, independently of the command queues. The six command queues are prioritized with Queue_0 having

the highest priority and Queue_5 the lowest. Queue_0 also has the added ability to bypass all buffering and queuing and abort

a currently running conversion on either ADC and start a Queue_0 conversion. This means that Queue_0 will always have a

deterministic time from trigger to start of conversion, irrespective of what tasks the ADCs were performing when the trigger

occurred. The eQADC supports software and external hardware triggers from other blocks to initiate transfers of commands

from the queues to the on-chip ADCs or to the external device. It also monitors the fullness of command queues and result

queues, and accordingly generates DMA or interrupt requests to control data movement between the queues and the system

memory, which is external to the eQADC.

The ADCs also support features designed to allow the direct connection of high impedance acoustic sensors that might be used

in a system for detecting engine knock. These features include differential inputs; integrated variable gain amplifiers for

increasing the dynamic range; programmable pull-up and pull-down resistors for biasing and sensor diagnostics.

The eQADC also integrates a programmable decimation filter capable of taking in ADC conversion results at a high rate,

passing them through a hardware low pass filter, then down-sampling the output of the filter and feeding the lower sample rate

results to the result FIFOs. This allows the ADCs to sample the sensor at a rate high enough to avoid aliasing of out-of-band

noise; while providing a reduced sample rate output to minimize the amount DSP processing bandwidth required to fully

process the digitized waveform.

The eQADC provides the following features:

• Dual on-chip ADCs

— 2  12-bit ADC resolution

— Programmable resolution for increased conversion speed (12-bit, 10-bit, 8-bit)

– 12-bit conversion time: 938 ns (1 M sample/sec)

– 10-bit conversion time: 813 ns (1.2 M sample/second)

– 8-bit conversion time: 688 ns (1.4 M sample/second)

— Up to 10-bit accuracy at 500 KSample/s and 8-bit accuracy at 1 MSample/s

— Differential conversions

— Single-ended signal range from 0 to 5 V

— Variable gain amplifiers on differential inputs (1, 2, 4)

— Sample times of 2 (default), 8, 64 or 128 ADC clock cycles

MPC5644A Microcontroller Data Sheet, Rev. 7

Freescale Semiconductor

13

Share Link: