ST802RT1B データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

ST802RT1B

10/100 real-time Ethernet 3.3 V transceiver

STMicroelectronics 

Registers and descriptors description

ST802RT1A, ST802RT1B

Reserved bits: Ignore ST802RT1x output when these bits are read.

Preamble suppression: This bit is a read-only bit and can be set by bit 1 of the RN14

register. When read as a logic “1”, the ST802RT1x is able to accept MII management

frames with or without the standard preamble pattern. When preamble suppression is

enabled (RN14[1]=1), only 2 preamble bits are required between successive management

commands, instead of the normal 32.

Auto-negotiation complete: Bit 5 of the status register returns a “1” if the auto-negotiation

process has been completed, and the contents of registers 4, 5, and 6 are valid.

Link status: The ST802RT1x returns a “1” on bit 2 of the status register when the link state

machine is in link pass, indicating that a valid link has been established. Otherwise, it

returns a “0”. When a link failure occurs after the link pass state has been entered, the link

status bit is latched at “0” and remains so until the bit is read. After the bit is read, it becomes

“1” if the link pass state has been entered again.

Jabber detect: 10BASE-T operation only. The ST802RT1x returns a “1” on bit 1 of the

status register if a jabber condition has been detected. After the bit is read, or if the chip is

reset, it reverts to “0”.

Extended register ability: Because the ST802RT1x supports extended register capability,

this read-only bit is always “1”. The ST802RT1x extended registers with their bit functions

are described in later sections of this document.

The PHY identifier registers #1 and #2 consist of a sum of the organizationally unique

identifier (OUI), the vendor's model number and the model revision number. ST's IEEE

assigned OUI is 0x0080E1.

Table 12. RN02 [0d02, 0x02]: PHY identifier register Hi

Bit Bit name

Description

15:0

OUI MSBs

Organizationally unique identifier (OUI), bits 3..18

OUI bits 1 and 2 are fixed to 0 by standard; ST OUI = 0080E1

Default

RW

type

Type

0203h RO

P

Table 13. RN03 [0d03, 0x03]: PHY identifier register Lo

Bit Bit name

Description

15:10 OUI LSBs Organizationally unique identifier (OUI), bits 19..24

9:4

MODEL

NUMBER

Manufacturer’s model number

3:0

REVISION Allows identification of the revision of the device via software

NUMBER reading of the register

Default

100001b

RW

type

RO

000110b RO

0001b RO

Type

P

P

P

22/58

Doc ID 17049 Rev 1

Share Link: