WM8976 データシートの表示（PDF） - Wolfson Microelectronics plc

部品番号

コンポーネント説明

メーカー

WM8976

Stereo CODEC With Speaker Driver

Wolfson Microelectronics plc 

Pre-Production

WM8976

ELECTRICAL CHARACTERISTICS

Test Conditions

DCVDD=1.8V, AVDD=DBVDD=SPKVDD= 3.3V, TA = +25oC, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise

stated.

PARAMETER

SYMBOL TEST CONDITIONS

MIN

TYP

MAX

UNIT

Microphone Preamp Inputs (LIP, LIN, RIP)

Full-scale Input Signal Level –

VINFS

PGABOOST = 0dB

1.0

note this changes in proportion

INPPGAVOL = 0dB

0

to AVDD (Note 1)

Vrms

dBV

Mic PGA equivalent input noise

At 35.25dB

gain

0 to 20kHz

150

uV

Input resistance

RMICIN

Gain set to 35.25dB

1.6

kΩ

RMICIN

Gain set to 0dB

47

kΩ

RMICIN

Gain set to -12dB

75

kΩ

RMICIP

L/RIP2INPPGA = 1

94

kΩ

CMICIN

10

pF

MIC Programmable Gain Amplifier (PGA)

Programmable Gain

-12

35.25

dB

Programmable Gain Step Size

Guaranteed monotonic

0.75

dB

Mute Attenuation

120

dB

Selectable Input Gain Boost (0/+20dB)

Gain Boost on PGA input

Boost disabled

0

dB

Boost enabled

20

dB

Gain range from AUXL or L2

input to boost/mixer

-12

+6

dB

Gain step size to boost/mixer

3

dB

Auxilliary Analogue Inputs (AUXL, AUXR)

Full-scale Input Signal Level

(0dB) – note this changes in

proportion to AVDD

VINFS

AVDD/3.3

0

Vrms

dBV

Input Capacitance

CMICIN

10

pF

Automatic Level Control (ALC)

Target Record Level

-22.5

-1.5

dB

Programmable gain

-12

35.25

Gain Hold Time (Note 3,5)

tHOLD

MCLK = 12.288MHz

0, 2.67, 5.33, 10.67, … , 43691

ms

(Note 3)

(time doubles with each step)

Gain Ramp-Up (Decay) Time

tDCY

ALCMODE=0 (ALC),

3.3, 6.6, 13.1, … , 3360

ms

(Note 4,5)

MCLK=12.288MHz

(time doubles with each step)

(Note 3)

ALCMODE=1 (limiter),

MCLK=12.288MHz

(Note 3)

0.73, 1.45, 2.91, … , 744

(time doubles with each step)

Gain Ramp-Down (Attack) Time

tATK

ALCMODE=0 (ALC),

0.83, 1.66, 3.33, … , 852

ms

(Note 4,5)

MCLK=12.288MHz

(time doubles with each step)

(Note 3)

ALCMODE=1 (limiter),

MCLK=12.288MHz

(Note 3)

0.18, 0.36, 0.73, … , 186

(time doubles with each step)

Mute Attenuation

120

dB

Analogue to Digital Converter (ADC)

Signal to Noise Ratio (Note 6)

SNR

A-weighted, 0dB gain

95

dB

Total Harmonic Distortion

THD

-3dBFS input

-84

dB

(Note 7)

w

PP Rev 3.0 April 2006

7

Share Link: