xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
HDMI A (channels 0/1/2)
HDMI A (channel A)
RRX1
HDMI B (channels 0/1/2)
HDMI B (channel B)
HDMI C (channels 0/1/2)
HDMI C (channel C)
RRX2
HDMI D (channels 0/1/2)
HDMI D (channel D)
XTALIN/MCLK
XTALOUT
TERMINATION
RESISTANCE
CONTROL
TERMINATION
RESISTANCE
CONTROL
TERMINATION
RESISTANCE
CONTROL
TERMINATION
RESISTANCE
CONTROL
CRYSTAL
OSCILLATOR
SYNC
TIMING
MEASUREMENT
I2C-BUS SLAVE
INTERFACE
SDA/SCL
EQUALIZER
EQUALIZER
OTP
MEMORY
AUDIO
PLL
AUDIO
FORMATTER
PACKET
EXTRACTION
AUDIO
FIFO
WS/AP4
AP0 to AP3
ACLK
SYSCLK/AP5
HDMI
RECEIVER
AND
HDCP
COLOR
DEPTH
UNPACKING
VIDEO
OUTPUT
FORMATTER
VP[29:0]
VCLK
EDID
MEMORY
TDA19978A
POWER
MANAGEMENT
VHREF
TIMING
GENERATOR
DE
HS/HREF
VS/VREF
CS/FREF
HSDAA/ HSDAB/ HSDAC/ HSDAD/
HSCLA HSCLB HSCLC HSCLD
001aah366
Fig 1. Block diagram