CY7C1461AV33(2008) データシートの表示（PDF） - Cypress Semiconductor

部品番号

コンポーネント説明

メーカー

CY7C1461AV33
(Rev.:2008)

36 Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL™ Architecture

Cypress Semiconductor 

CY7C1461AV33

CY7C1463AV33, CY7C1465AV33

Logic Block Diagram – CY7C1461AV33 (1M x 36)

A0, A1, A

MODE

CLK

C

CE

CEN

ADDRESS

REGISTER

A1

A0

D1

D0

ADV/LD

C

WRITE ADDRESS

REGISTER

BURST

LOGIC

Q1

Q0

A1'

A0'

ADV/LD

BW A

BW B

BW C

BW D

WE

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

S

E

N

MEMORY

S

WRITE

ARRAY

E

DRIVERS

A

M

P

S

OE

CE1

READ LOGIC

CE2

CE3

ZZ

SLEEP

CONTROL

Logic Block Diagram – CY7C1463AV33 (2M x 18)

A0, A1, A

MODE

CLK

C

CE

CEN

ADDRESS

REGISTER

A1

A0

D1

D0

ADV/LD

C

WRITE ADDRESS

REGISTER

BURST

LOGIC

Q1

Q0

A1'

A0'

INPUT E

REGISTER

ADV/LD

BW A

BW B

WE

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

S

E

N

MEMORY

S

WRITE

ARRAY

E

DRIVERS

A

M

P

S

OE

CE1

READ LOGIC

CE2

CE3

ZZ

SLEEP

CONTROL

INPUT E

REGISTER

O

U

T

D

P

A

U

T

T

A

B

S

U

T

F

E

F

E

E

R

R

I

S

N

E

G

O

U

T

D

P

A

U

T

T

A

B

S

U

T

F

E

F

E

E

R

R

I

S

N

E

G

DQs

DQP A

DQP B

DQP C

DQP D

DQs

DQP A

DQP B

Document #: 38-05356 Rev. *G

Page 2 of 32

[+] Feedback

Share Link: