BRIEF
RK3026
Notes :① : DDR3/LVDDR3 are not used simultaneously as well as async and sync ddrnand flash
③: Actual maximum frame rate will depend on the clock frequency and system bus
performance
④: Actual maximum data rate will depend on the clock frequency and JPEG compression
rate
1.3 Block Diagram
The following diagram shows the basic block diagram for RK3026.
Fig.1- 1 RK3026 Block Diagram
High Performance and Low-power Processor for Digital Media Application
- 15 -