www.vishay.com
VDS
Vary tp to obtain
required IAS
RG
10 V
tp
L
D.U.T
IAS
0.01 Ω
+
- V DD
Fig. 12a - Unclamped Inductive Test Circuit
VDS
IAS
VDS
tp
VDD
Fig. 12b - Unclamped Inductive Waveforms
500
ID
Top 1.5 A
400
2.1 A
Bottom 3.3 A
300
200
100
0 VDD = 50 V
25
50
75
100
125
150
91043_12c
Starting TJ, Junction Temperature (°C)
Fig. 12c - Maximum Avalanche Energy vs. Drain Current
IRF720, SiHF720
Vishay Siliconix
VGS
QGS
VG
QG
QGD
Charge
Fig. 13a - Basic Gate Charge Waveform
Current regulator
Same type as D.U.T.
12 V
50 kΩ
0.2 µF
0.3 µF
+
D.U.T. - VDS
VGS
3 mA
IG
ID
Current sampling resistors
Fig. 13b - Gate Charge Test Circuit
S14-2355-Rev. C, 08-Dec-14
5
Document Number: 91043
For technical questions, contact: hvm@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000