MT6260A-A データシートの表示（PDF） - MediaTek Inc
部品番号
コンポーネント説明
メーカー
MT6260A-A Datasheet PDF : 94 Pages
| |||
MT6260A
GSM/GPRS/EDGE-RX SOC Processor Technical Brief
v1.1 Confidential A
Item
3rd-order input
intercept point
3rd-order input
intercept point @
-20°C
Receiver S/N with
3MHz blocker
Receiver S/N with
OBB
Image rejection
ratio
Receiver channel
response
attenuation
Receiver filtering
3-dB bandwidth
PGA gain linearity
PGA gain step
PGA dynamic
range
I/Q common-mode
output voltage
Output static dc
offset
Symbol
IIP3
IIP3-20
SN3M
SNOOB
IRR
Band
Test condition
PCS1900
GSM850
GSM900
G2
DCS1800
PCS1900
GSM850
GSM900
G2
DCS1800
PCS1900
GSM850 G2
GSM900 Blocker = -23dBm
DCS1800 G2
PCS1900 Blocker = -26dBm
GSM 50 G3
GSM900 Blocker = 2dBm,
offset 20MHz
DCS1800 G3
B ocker = 2dBm,
PCS1900
offse 80MHz
Min.
314
-141
-142
-143
-144
81
82
83
84
65
65
65
65
ALL G2
321,2,3,4
@3MHz offset
ALL
@6MHz offset
ALL For all gain settings
INL
ALL
DNL
ALL
ALL
ALL G1
1.15
ALL G1
Typ.
43
-3
-3
-3
-3
-5
-5
-5
-5
12
12
12
12
8
8
8
8
40
20
35
900
0.2
01
6
12
1.2
100
Max.
15
0.55
1.35
200
Unit
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dBm
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
kHz
dBΩ
dBΩ
dBΩ
dBΩ
V
mV
Table 37. Tx GMSK AC characteristics (TA = 25oC, VDD = 2.8V unless otherwise stated)
MediaTek Confidential
© 2013 MediaTek Inc.
This document contains information that is proprietary to MediaTek Inc.
Unauthorized reproduction or disclosure of this informa ion in whole or in part is strictly prohibited.
Page 81 of 94
Share Link: 