NXP Semiconductors
74HC7403; 74HCT7403
4-bit x 64-word FIFO register; 3-state
6. Pinning information
6.1 Pinning
Fig 5. Pin configuration
+&
+&7
2(
',5
6,
'
'
'
'
*1'
9&&
62
'25
4
4
4
4
05
PJD
6.2 Pin description
Table 2. Pin description
Symbol Pin
OE
1
DIR
2
SI
3
D0 to D3 4, 5, 6, 7
GND
8
MR
9
Q0 to Q3 13, 12, 11, 10
DOR
14
SO
15
VCC
16
Description
output enable input (active LOW)
data-in-ready output
shift-in input (active HIGH)
parallel data input
ground (0 V)
asynchronous master-reset input (active LOW)
data output
data-out-ready output
shift-out input (active LOW)
supply voltage
74HC_HCT7403
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 4 — 24 September 2012
© NXP B.V. 2012. All rights reserved.
4 of 34