DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

Q67120-C850 データシートの表示(PDF) - Siemens AG

部品番号
コンポーネント説明
メーカー
Q67120-C850 Datasheet PDF : 58 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
SAB 88C166(W)
Flash Erase Example
This example describes the Flash erase algorithm. The four banks of the Flash memory can be
erased separately. The algorithm erases the Flash memory bank, which is selected by bitfield BE in
the FCR. Start address and size of the selected Flash bank have to be considered.
Note: Before a bank can be erased, all its contents must be programmed to ‘0000H’. This is
required by the physics of the Flash memory cells and is done with the Flash programming
algorithm already described.
Figure 8
Memory Banking for Flash Erasure
The FCR has been defined with an EQU assembler directive. Accesses to bits of the FCR are made
via an auxiliary GPR, as the FCR itself is not bit-addressable.
The shown example uses the following assumptions:
q Pin VPP/EBC1 receives a proper VPP supply voltage.
q The SAB 88C166(W) runs at 20 MHz CPU clock (absolute time delays refer to it).
q The Flash memory is mapped to segment 1. All DPPs are set correctly.
Semiconductor Group
23

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]