Nexperia
5. Functional diagram
74HC4024
7-stage binary ripple counter
1 CP
2 MR
Q0 12
Q1 11
Q2 9
Q3 6
Q4 5
Q5 4
Q6 3
001aab906
Fig. 1. Logic symbol
Q6 3
Q5 4
7-STAGE Q4 5
COUNTER
Q3 6
Q2 9
Q1 11
Q0 12
CP MR
1
2
001aab908
Fig. 2. Functional diagram
CTR7
0 12
1+
11
9
CT
6
2 CT = 0
5
4
63
001aab907
Fig. 3. IEC logic symbol
Q
Q
Q
Q
Q
Q
Q
FF
FF
FF
FF
FF
FF
FF
CP
T1
T2
T3
T4
T5
T6
T7
Q
RD
Q
RD
Q
RD
Q
RD
Q
RD
Q
RD
Q
RD
MR
Q0
Q1
Q2
Q3
Q4
Fig. 4. Logic diagram
6. Pinning information
6.1. Pinning
74HC4024
CP 1
MR 2
Q6 3
Q5 4
Q4 5
Q3 6
GND 7
Fig. 5. Pin configuration SOT108-1 (SO14)
14 VCC
13 n.c.
12 Q0
11 Q1
10 n.c.
9 Q2
8 n.c.
001aab905
Q5
Q6
001aab909
74HC4024
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 10 — 23 November 2018
© Nexperia B.V. 2018. All rights reserved
2 / 13