RF2504 데이터 시트보기 (PDF) - RF Micro Devices
부품명
상세내역
제조사
RF2504 Datasheet PDF : 8 Pages
| |||
Preliminary
RF2504
Pin
1
2
3
4
5
6
7
8
Function
VCC1
RES
GND1
NC
VCC2
RF OUT
GND3
PD
Description
Interface Schematic
Power supply connection for the VCO. This pin should be well
bypassed close to the package with a capacitor suitable for the fre-
quency of operation as well as a capacitor to minimize low frequency
noise from the voltage supply. The ground side of the capacitors should
connect immediately to ground plane.
Connection point for the resonator circuit. The resonator is an inductive
element. Changing the effective inductance, either physically or with a
varactor tuned circuit, will change the frequency of operation. Note that
all parasitics on the circuit board will contribute to the effective induc-
tance and will influence the frequency of operation. These effects
become more pronounced at higher operating frequencies. This pin
has DC bias present. A DC blocking capacitor, suitable for the fre-
quency of operation, should be used if the external circuitry has DC
present or presents a DC path to ground. See Application Example
Schematic and Theory of Operation section of this data sheet for
design details.
Ground connection for the VCO. Keep traces physically short and con-
nect immediately to ground plane for best performance. In order to min-
imize load pulling, it is recommended that pin 3 have a different return
path to ground than pin 7 (i.e., separate vias to a common ground
plane).
Not connected.
To Bias Ckts.
Pin 2
Pins
3,4
See Pin 2
To Buffer Amps
and Bias Ckts.
Power supply connection for the buffer amplifiers. This pin should be
well bypassed close to the package with a capacitor suitable for the fre-
quency of operation. The ground side of the capacitor should connect
immediately to ground plane.
RF output pin. This is an open-collector output and must be biased
externally. A shunt bias/matching inductor to VCC and a series blocking/
matching capacitor are recommended. See Application Example Sche-
matic.
Ground connection for the buffer amplifiers. Keep traces physically
short and connect immediately to ground plane for best performance.
In order to minimize load pulling, it is recommended that pin 3 have a
different return path to ground than pin 7 (i.e., separate vias to a com-
mon ground plane).
Power Down pin for the VCO and buffer amplifiers. A logic “low” (0.0 to
0.7V) turns the entire device off and supply current drops to less than
1µA. A logic “high” (≥3.0V) turns the device on. Note that the voltage
on this pin should never exceed 5.5VDC.
12
Rev A2 010117
12-3
Share Link: 