MT6225ACS 데이터 시트보기 (PDF) - Unspecified
부품명
상세내역
제조사
MT6225ACS Datasheet PDF : 377 Pages
| |||
MT6225 GSM/GPRS Baseband Processor Data Sheet Revision 1.00
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
MIXED+0F04h Reserved 7 Analog Circuit Control Register 1
RES7_AC_CON1
Bit 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
Name
Type R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Reset 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
12.3 Programming Guide
12.3.1 BBRX Register Setup
The register used to control analog base-band receiver is BBRX_AC_CON.
12.3.1.1 Programmable Biasing Current
To maximize the yield in modern digital process, the receiver features providing 5-bit 32-level programmable current to
bias internal analog blocks. The 5-bits registers CALBIAS [4:0] is coded with 2’s complement format.
12.3.1.2 Offset / Gain Calibration
The base-band downlink receiver (RX), together with the base-band uplink transmitter (TX) introduced in the next section,
provides necessary analog hardware for DSP algorithm to correct the mismatch and offset error. The connection for
measurement of both RX/TX mismatch and gain error is shown in Figure 106, and the corresponding calibration procedure
is described below.
Figure 106 Base-band A/D and D/A Offset and Gain Calibration
361/377
MediaTek Inc. Confidential
Share Link: 