DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD5421CREZ-RL7 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
제조사
AD5421CREZ-RL7 Datasheet PDF : 36 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
AD5421
Data Sheet
OFFSET ADJUST REGISTER
The offset adjust register is a read/write register and is addressed as described in Table 12. A write command to the offset register must be
followed by a write to the data register for the contents of the offset register to take effect.
Table 21. Offset Adjust Register Bit Map
MSB
LSB
D15 D14 D13 D12 D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
16-bit offset adjust data
Table 22. Offset Adjust Register Adjustment Range
Offset Adjust Register Data
65535
65534
32769
32768 (default)
32767
1
0
Digital Offset Adjustment (LSBs)
+32767
+32766
+1
0
−1
−32767
−32768
GAIN ADJUST REGISTER
The gain adjust register is a read/write register and is addressed as described in Table 12. A write command to the gain register must be
followed by a write to the data register for the contents of the gain register to take effect.
Table 23. Gain Adjust Register Bit Map
MSB
LSB
D15 D14 D13 D12 D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
16-bit gain adjust data
Table 24. Gain Adjust Register Adjustment Range
Gain Adjust Register Data
65535 (default)
65534
32769
32768
32767
1
0
Digital Gain Adjustment at Full-Scale Output (LSBs)
0
−1
−32767
−32768
−32769
−65534
−65535
Rev. H | Page 30 of 36

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]