AD1835 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
AD1835 Datasheet PDF : 24 Pages
| |||
Parameter
TDM256 MODE (Master)
tTBD
BCLK Delay
tFSD
FSTDM Delay
tTABDD
tTDDS
ASDATA Delay
DSDATA1 Setup
tTDDH
DSDATA1 Hold
TDM256 MODE (Slave)
fAB
BCLK Frequency
tTBCH
BCLK High
tTBCL
tTFS
BCLK Low
FSTDM Setup
tTFH
FSTDM Hold
tTBDD
tTDDS
ASDATA Delay
DSDATA1 Setup
tTDDH
DSDATA1 Hold
AUXILIARY INTERFACE
tAXDS
tAXDH
fABP
Slave Mode
AAUXDATA Setup
AAUXDATA Hold
AUXBCLK Frequency
tAXBH
tAXBL
tAXLS
tAXLH
Master Mode
AUXBCLK High
AUXBCLK Low
AUXLRCLK Setup
AUXLRCLK Hold
tAUXLRCLK
tAUXBCLK
AUXLRCLK Delay
AUXBCLK Delay
Specifications subject to change without notice.
Min
Max
20
5
10
15
15
256 ϫ fS
15
15
10
10
10
15
15
10
10
64 ϫ fS
15
15
10
10
5
15
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
AD1835
Comments
From MCLK Rising
From BCLK Rising
From BCLK Rising
To BCLK Falling
From BCLK Falling
To BCLK Falling
From BCLK Falling
From BCLK Rising
To BCLK Falling
From BCLK Falling
To AUXBCLK Rising
From AUXBCLK Rising
To AUXBCLK Rising
From AUXBCLK Rising
From AUXBCLK Falling
From MCLK Rising Edge
MCLK
PD/RST
tMCLK
tMH
tML
tPDR
Figure 1. MCLK and PD/RST Timing
REV. B
–5–
Share Link: 