AD1835A 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
AD1835A Datasheet PDF : 25 Pages
| |||
AD1835A
TIMING SPECIFICATIONS
Parameter
MASTER CLOCK AND RESET
tMH
MCLK High
tML
MCLK Low
tPDR
PD/RST Low
SPI® PORT
tCCH
tCCL
tCCP
tCDS
tCDH
tCLS
tCLH
tCOE
tCOD
tCOTS
CCLK High
CCLK Low
CCLK Period
CDATA Setup
CDATA Hold
CLATCH Setup
CLATCH Hold
COUT Enable
COUT Delay
COUT Three-State
DAC SERIAL PORT (48 kHz and 96 kHz)
Normal Mode (Slave)
tDBH
DBCLK High
tDBL
DBCLK Low
fDB
DBCLK Frequency
tDLS
DLRCLK Setup
tDLH
DLRCLK Hold
tDDS
DSDATA Setup
tDDH
DSDATA Hold
Packed 128/256 Modes (Slave)
tDBH
tDBL
fDB
tDLS
tDLH
tDDS
tDDH
DBCLK High
DBCLK Low
DBCLK Frequency
DLRCLK Setup
DLRCLK Hold
DSDATA Setup
DSDATA Delay
ADC SERIAL PORT (48 kHz and 96 kHz)
Normal Mode (Master)
tABD
ABCLK Delay
tALD
ALRCLK Delay Low
tABDD
ASDATA Delay
Normal Mode (Slave)
tABH
ABCLK High
tABL
ABCLK Low
fAB
ABCLK Frequency
tALS
ALRCLK Setup
tALH
ALRCLK Hold
tABDD
ASDATA Delay
Packed 128/256 Mode (Master)
tPABD
tPALD
tPABDD
ABCLK Delay
LRCLK Delay
ASDATA Delay
Min
Max
15
15
20
40
40
80
10
10
10
10
15
20
25
60
60
64 ϫ fS
10
10
10
10
15
15
256 ϫ fS
10
10
10
10
25
5
10
60
60
64 ϫ fS
5
15
15
40
5
10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Comments
To CCLK Rising
From CCLK Rising
To CCLK Rising
From CCLK Rising
From CLATCH Falling
From CCLK Falling
From CLATCH Rising
To DBCLK Rising
From DBCLK Rising
To DBCLK Rising
From DBCLK Rising
To DBCLK Rising
From DBCLK Rising
To DBCLK Rising
From DBCLK Rising
From MCLK Rising Edge
From ABCLK Falling Edge
From ABCLK Falling Edge
To ABCLK Rising
From ABCLK Rising
From ABCLK Falling Edge
From MCLK Rising Edge
From ABCLK Falling Edge
From ABCLK Falling Edge
–4–
REV. A
Share Link: 