DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AD713AQ 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
제조사
AD713AQ Datasheet PDF : 21 Pages
First Prev 11 12 13 14 15 16 17 18 19 20
THEORY OF OPERATION
MEASURING AD713 SETTLING TIME
Figure 30 and Figure 31 show the dynamic response of the AD713
while operating in the settling time test circuit of Figure 29.
The input of the settling time fixture is driven by a flat-top pulse
generator. The error signal output from the false summing node
of A1, the AD713 under test, is clamped, amplified by Op Amp
A2, and then clamped again.
TO TEKTRONIX 7A26
OSCILLOSCOPE
PREAMP INPUT
SECTION (VIA LESS 1M
THAN 1FT 50
COAXIAL CABLE)
5pF
20pF
+
HP2835
A2
VERROR × 5
206
HP2835
0.47µF
1.1k
0.47µF
–VS +VS
10k
0.2pF TO 0.8pF
NOTES
1. USE CIRCUIT BOARD
WITH GROUND PLANE.
4.99k
4.99k
200
10k
FLAT-TOP
PULSE
GENERATOR
VIN
*
10k
5pF TO 18pF
1/4
AD713
DATA
DYNAMICS
5109
OR
EQUIVALENT
A1
4
+ 11
1µF
+
0.1µF
+
1µF
–VS +VS
*USE VERY
SHORT CABLE
OR TERMINATION
RESISTOR
5k10pF
0.1µF
Figure 29. Settling Time Test Circuit
5V
100 • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • •
90
10
0% • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • •
5mV
500ns
Figure 30. Settling Characteristics 0 V to 10 V Step,
Upper Trace: Output of AD713 Under Test (5 V/div),
Lower Trace: Amplified Error Voltage (0.01%/div)
AD713
The error signal is thus clamped twice: once to prevent overload-
ing amplifier A2 and then a second time to avoid overloading
the oscilloscope preamp. A Tektronix oscilloscope preamp
Type 7A26 was carefully chosen because it recovers from the
approximately 0.4 V overload quickly enough to allow accurate
measurement of the AD713 1 μs settling time. Amplifier A2 is a
very high speed FET input op amp; it provides a voltage gain of
10, amplifying the error signal output of the AD713 under test
(providing an overall gain of 5).
5V
100 • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • •
90
10
0% • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • • •
5mV
500ns
Figure 31. Settling Characteristics to –10 V Step,
Upper Trace: Output of AD713 Under Test (5 V/div),
Lower Trace: Amplified Error Voltage (0.01%/div)
POWER SUPPLY BYPASSING
The power supply connections to the AD713 must maintain a
low impedance to ground over a bandwidth of 4 MHz or more.
This is especially important when driving a significant resistive
or capacitive load because all current delivered to the load
comes from the power supplies. Multiple high quality bypass
capacitors are recommended for each power supply line in any
critical application. As shown in Figure 32, a 0.1 μF ceramic and
a 1 μF electrolytic capacitor placed as close as possible to the
amplifier (with short lead lengths to power supply common)
assures adequate high frequency bypassing in most applications.
A minimum bypass capacitance of 0.1 μF should be used for
any application.
+VS
4
1/4
AD713
11
+
1µF
0.1µF
1µF
–VS +
0.1µF
Figure 32. Recommended Power Supply Bypassing
Rev. F | Page 11 of 20

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]