HSYNC
VSYNC
DV
PIXEL
DATA
A
Y Y YY
Cr Cr Cr Cr
AMIN = 16 CLK CYCLES (525P)
AMIN = 12 CLK CYCLES (625P)
AMIN = 44 CLK CYCLES (1080I)
AMIN = 70 CLK CYCLES (720P)
Cb Cb Cb Cb
B
BMIN = 122 CLK CYCLES (525P)
BMIN = 132 CLK CYCLES (625P)
BMIN = 236 CLK CYCLES (1080I)
BMIN = 300 CLK CYCLES (720P)
Figure 4. Input Timing Diagram
ADV7195
t3
SDA
t5
t3
t6
t1
SCL
t2
t7
t4
t8
Figure 5. MPU Port Timing Diagram
REV. A
–7–