AT80C51RD205 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

AT80C51RD205

80C51 High Performance ROM 8-bit Microcontroller

Atmel Corporation 

AT80C51RD2/AT83C51Rx2

Figure 3. Mode Switching Waveforms

XTAL1

XTAL1:2

X2 Bit

CPU Block

STD Mode

FOSC

X2 Mode

STD Mode

The X2 bit in the CKCON0 register (see Table 5) allows to switch from 12 clock periods

per instruction to 6 clock periods and vice versa. At reset, the speed is set according to

X2 bit of Hardware Config Byte (HCB). By default, Standard mode is activated. Setting

the X2 bit activates the X2 feature (X2 mode).

The T0X2, T1X2, T2X2, UARTX2, PCAX2 and WDX2 bits in the CKCON0 register

(Table 5) allow to switch from standard peripheral speed (12 clock periods per periph-

eral clock cycle) to fast peripheral speed (6 clock periods per peripheral clock cycle).

These bits are active only in X2 mode.

11

4113B–8051–03/05

Share Link: