CYRF69213
Table 31.IOSC Trim (IOSCTR) [0x34] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
foffset[2:0]
Gain[4:0]
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
D
D
D
D
D
The IOSC Calibrate register is used to calibrate the internal oscillator. The reset value is undefined, but during boot the SROM writes a calibration
value that is determined during manufacturing test. This value should not require change during normal use. This is the meaning of ‘D’ in the
Default field
Bits 7:5
foffset [2:0]
This value is used to trim the frequency of the internal oscillator. These bits are not used in factory calibration and will be zero.
Setting each of these bits causes the appropriate fine offset in oscillator frequency
foffset bit 0 = 7.5 KHz
foffset bit 1 = 15 KHz
foffset bit 2 = 30 KHz
Bits 4:0
Gain [4:0]
The effective frequency change of the offset input is controlled through the gain input. A lower value of the gain setting increases
the gain of the offset input. This value sets the size of each offset step for the internal oscillator. Nominal gain change (KHz/off-
setStep) at each bit, typical conditions (24-MHz operation):
Gain bit 0 = –1.5 KHz
Gain bit 1 = –3.0 KHz
Gain bit 2 = –6 KHz
Gain bit 3 = –12 KHz
Gain bit 4 = –24 KHz
Table 32.LPOSC Trim (LPOSCTR) [0x36] [R/W]
Bit #
7
6
5
4
3
2
1
0
Field
32-KHz Low
Power
Reserved
32-KHz Bias Trim [1:0]
32-KHz Freq Trim [3:0]
Read/Write
R/W
–
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
D
D
D
D
D
D
D
This register is used to calibrate the 32-KHz Low-speed Oscillator. The reset value is undefined, but during boot the SROM writes a calibration
value that is determined during manufacturing test. This value should not require change during normal use. This is the meaning of ‘D’ in the
Default field. If the 32-KHz Low-power bit needs to be written, care should be taken not to disturb the 32-KHz Bias Trim and the 32-KHz Freq
Trim fields from their factory calibrated values
Bit 7
32-KHz Low Power
0 = The 32-KHz Low-speed Oscillator operates in normal mode
1 = The 32-KHz Low-speed Oscillator operates in a low-power mode. The oscillator continues to function normally but with
reduced accuracy
Bit 6
Reserved
Bits 5:4
32-KHz Bias Trim [1:0]
These bits control the bias current of the low-power oscillator.
0 0 = Mid bias
0 1 = High bias
1 0 = Reserved
1 1 = Reserved
Important Note Do not program the 32-KHz Bias Trim [1:0] field with the reserved 10b value, as the oscillator does not oscillate at all corner
conditions with this setting
Bits 3:0
32-KHz Freq Trim [3:0]
These bits are used to trim the frequency of the low-power oscillator
Document #: 001-07552 Rev. *B
Page 22 of 85
[+] Feedback