LM3S612-IQN50T 데이터 시트보기 (PDF) - Unspecified
부품명
상세내역
제조사
LM3S612-IQN50T Datasheet PDF : 419 Pages
| |||
LM3S612 Data Sheet
Figure 14-10. Master Burst RECEIVE (receiving m bytes) ............................................................................ 318
Figure 14-11. Master Burst RECEIVE after Burst SEND............................................................................... 319
Figure 14-12. Master Burst SEND after Burst RECEIVE............................................................................... 320
Figure 14-13. Slave Command Sequence..................................................................................................... 321
Figure 15-1. Analog Comparator Module Block Diagram ............................................................................ 345
Figure 15-2. Structure of Comparator Unit................................................................................................... 346
Figure 15-3. Comparator Internal Reference Structure ............................................................................... 347
Figure 16-1. PWM Module Block Diagram................................................................................................... 356
Figure 16-2. PWM Count-Down Mode......................................................................................................... 357
Figure 16-3. PWM Count-Up/Down Mode ................................................................................................... 358
Figure 16-4. PWM Generation Example In Count-Up/Down Mode ............................................................. 358
Figure 16-5. PWM Dead-Band Generator ................................................................................................... 359
Figure 17-1. Pin Connection Diagram ........................................................................................................ 387
Figure 20-1. Load Conditions....................................................................................................................... 401
Figure 20-2. I2C Timing................................................................................................................................ 404
Figure 20-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement ................ 405
Figure 20-4. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer................................. 406
Figure 20-5. SSI Timing for SPI Frame Format (FRF=00), with SPH=1...................................................... 406
Figure 20-6. JTAG Test Clock Input Timing................................................................................................. 408
Figure 20-7. JTAG Test Access Port (TAP) Timing ..................................................................................... 408
Figure 20-8. JTAG TRST Timing ................................................................................................................. 408
Figure 20-9. External Reset Timing (RST)................................................................................................... 410
Figure 20-10. Power-On Reset Timing .......................................................................................................... 410
Figure 20-11. Brown-Out Reset Timing ......................................................................................................... 410
Figure 20-12. Software Reset Timing ............................................................................................................ 410
Figure 20-13. Watchdog Reset Timing .......................................................................................................... 411
Figure 20-14. LDO Reset Timing ................................................................................................................... 411
Figure 21-1. 48-Pin LQFP Package............................................................................................................. 412
April 27, 2007
9
Preliminary
Share Link: 