DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MB91265A 데이터 시트보기 (PDF) - Fujitsu

부품명
상세내역
제조사
MB91265A
Fujitsu
Fujitsu 
MB91265A Datasheet PDF : 56 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MB91265A Series
(Continued)
Internal peripheral functions
MB91V265A
Evaluation
product
Package
PGA-401
(Lead pitch
2.54 mm
interstitial)
ROM/Flash size External SRAM
RAM size
24 Kbytes
C-CAN
1 channel
MB91F267A MB91F267NA
Flash memory product
MB91267A
MB91267NA
MASK ROM product
LQFP-64
(Lead pitch 0.65 mm)
128 Kbytes
4 Kbytes
No
1 channel
No
1 channel
• A/D converter (sequential comparison type)
Resolution : 8/10 bits : 4 channels × 1 unit, 7 channels × 1 unit
Conversion time : 1.2 µs (Minimum conversion time system clock at 33 MHz)
1.35 µs (Minimum conversion time system clock at 20 MHz)
• External interrupt input : 8 channels
• Bit search module (for REALOS)
Function for searching the MSB (upper bit) in each word for the first 1-to-0 inverted bit position
• C-CAN 32MSB : 1 channel (loaded in MB91267NA/F267NA)
• UART (Full-duplex double buffer) : 2 channels
Selectable parity On/Off
Asynchronous (start-stop synchronized) or clock-synchronous communications selectable
Internal timer for dedicated baud rate (U-TIMER) on each channel
External clock can be used as transfer clock
Error detection function for parity, frame, and overrun errors
• 8/16-bit PPG timer : 8 channels (at 8-bit) / 4 channels (at 16-bit)
• Timing generator
• 16-bit reload timer : 3 channels (with cascade mode, without output of reload timer 0)
• 16-bit free-run timer : 3 channels
• 16-bit PWC timer : 1 channel
• Input capture : 4 channels (interface with free-run timer)
• Output compare : 6 channels (interface with free-run timer)
• Waveform generator
Various waveforms which are generated by using output compare, 16-bit PPG timer 0, and 16-bit dead timer
• SUM of products macro
RAM : instruction RAM (I-RAM) 256 × 16-bit
coefficient RAM (X-RAM) 64 × 16-bit
variable RAM (Y-RAM) 64 × 16-bit
Execution of 1 cycle MAC (16-bit × 16-bit + 40 bits)
Operation results are extracted rounded from 40 to 16 bits
• DMAC (DMA Controller) : 5 channels
Operation of transfer and activation by internal peripheral interrupts and software
• Watchdog timer
• Low-power consumption mode
Sleep/stop function
• Package : LQFP-64
• Technology : CMOS 0.35 µm
• Power supply : 1-power supply (Vcc = 4.0 V to 5.5 V)
2

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]