NBC12429 데이터 시트보기 (PDF) - ON Semiconductor
부품명
상세내역
제조사
NBC12429 Datasheet PDF : 22 Pages
| |||
NBC12429, NBC12429A
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁTFarbe(ÁÁÁÁÁÁÁÁÁÁÁÁÁÁVlMq22223334eCu00009990•••H9e01237890OzÁÁÁÁÁÁÁÁÁÁÁÁÁÁ.n)cPyRÁÁÁÁÁÁÁÁÁÁÁÁÁÁOGÁÁÁÁÁÁÁÁÁÁÁÁÁÁRADMiÁÁÁÁÁÁÁÁÁÁÁÁÁÁM22223334Cv00009990•••oiMs01237890uonIÁÁÁÁÁÁÁÁÁÁÁÁÁÁNrt GÁÁÁÁÁÁÁÁÁÁÁÁÁÁVCÁÁÁÁÁÁÁÁÁÁÁÁÁÁO2M000011115F•••86ÁÁÁÁÁÁÁÁÁÁÁÁÁÁREQÁÁÁÁÁÁÁÁÁÁÁÁÁÁUEÁÁÁÁÁÁÁÁÁÁÁÁÁÁ1NM111111112•••C78YÁÁÁÁÁÁÁÁÁÁÁÁÁÁFUÁÁÁÁÁÁÁÁÁÁÁÁÁÁNCM6ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ11110000T•••46IOÁÁÁÁÁÁÁÁÁÁÁÁÁÁN TAÁÁÁÁÁÁÁÁÁÁÁÁÁÁBM300000000•••L2ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ5E WÁÁÁÁÁÁÁÁÁÁÁÁÁÁITHÁÁÁÁÁÁÁÁÁÁÁÁÁÁM1100000001•••664ÁÁÁÁÁÁÁÁÁÁÁÁÁÁMHÁÁÁÁÁÁÁÁÁÁÁÁÁÁZ CÁÁÁÁÁÁÁÁÁÁÁÁÁÁMR811111110•••3YSÁÁÁÁÁÁÁÁÁÁÁÁÁÁTAÁÁÁÁÁÁÁÁÁÁÁÁÁÁL M400001110ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ•••2 ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁM200110110•••1ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁM101011010•••0ÁÁÁÁÁÁÁÁÁÁÁÁÁÁ
PROGRAMMING INTERFACE
Programming the NBC12429 and NBC12429A is
accomplished by properly configuring the internal dividers
to produce the desired frequency at the outputs. The output
frequency can by represented by this formula:
FOUT + (FXTAL B 16) M B N
(eq. 1)
where FXTAL is the crystal frequency, M is the loop divider
modulus, and N is the output divider modulus. Note that it
is possible to select values of M such that the PLL is unable
to achieve loop lock. To avoid this, always make sure that M
is selected to be 200 ≤ M ≤ 400 for a 16 MHz input reference.
Assuming that a 16 MHz reference frequency is used the
above equation reduces to:
FOUT + M B N
(eq. 2)
Substituting the four values for N (1, 2, 4, 8) yields:
Table 10. Programmable Output Divider Function
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ N1 N0 NDivider
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 0 0
B1
FOUT
M
Output
Frequency
Range (MHz)*
200−400
FOUT
Step
1 MHz
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 0 1
B2
MB2
100−200 500 kHz
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 1 0
B4
MB4
50−100
250 kHz
ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ 1 1
B8
MB8
25−50
125 kHz
*For crystal frequency of 16 MHz.
The user can identify the proper M and N values for the
desired frequency from the above equations. The four output
frequency ranges established by N are
200 MHz − 400 MHz, 100 MHz − 200 MHz,
50 MHz − 100 MHz and 25 MHz − 50 MHz, respectively.
From these ranges, the user will establish the value of N
required. The value of M can then be calculated based on
Equation 1. For example, if an output frequency of
131 MHz was desired, the following steps would be taken to
identify the appropriate M and N values. 131 MHz falls
within the frequency range set by an N value of 2; thus, N
[1:0] = 01. For N = 2, FOUT = M ÷ 2 and M = 2 x FOUT.
Therefore,
M + 131 2 + 262, soM[8 : 0] + 100000110.
Following this same procedure, a user can generate any
whole frequency desired between 25 and 400 MHz. Note
that for N > 2, fractional values of FOUT can be realized. The
size of the programmable frequency steps (and thus, the
indicator of the fractional output frequencies achievable)
will be equal to FXTAL ÷ 16 ÷ N.
For input reference frequencies other than 16 MHz, see
Table 11, which shows the usable VCO frequency and
M divider range.
The input frequency and the selection of the feedback
divider M is limited by the VCO frequency range and
FXTAL. M must be configured to match the VCO frequency
range of 200 MHz to 400 MHz in order to achieve stable
PLL operation.
M min + fVCOmin B (fXTAL B 16) and
M max + fVCOmax B (fXTAL B 16)
(eq. 3)
(eq. 4)
The value for M falls within the constraints set for PLL
stability. If the value for M fell outside of the valid range, a
different N value would be selected to move M in the
appropriate direction.
The M and N counters can be loaded either through a
parallel or serial interface. The parallel interface is
controlled via the P_LOAD signal such that a LOW to HIGH
transition will latch the information present on the M[8:0]
and N[1:0] inputs into the M and N counters. When the
P_LOAD signal is LOW, the input latches will be
transparent and any changes on the M[8:0] and N[1:0] inputs
will affect the FOUT output pair. To use the serial port, the
http://onsemi.com
9
Share Link: 