RTL8139DL-LF 데이터 시트보기 (PDF) - Realtek Semiconductor

부품명

상세내역

제조사

RTL8139DL-LF

SINGLE-CHIP MULTI-FUNCTION 10/100Mbps ETHERNET CONTROLLER WITH POWER MANAGEMENT

Realtek Semiconductor 

RTL8139DL

Datasheet

Bit

R/W

Symbol

Description

When set to 1: The RTL8139D(L) will keep moving the rest of the

packet data into the memory immediately after the end of the Rx buffer,

if this packet has not been completely moved into the Rx buffer and the

transfer has arrived at the end of the Rx buffer. The software driver must

reserve at least 1.5K bytes buffer to accept the remainder of the packet.

We assume that the remainder of the packet is X bytes. The next packet

will be moved into the memory from the X byte offset at the top of the

Rx buffer.

This bit is invalid when Rx buffer is selected to 64K bytes.

6

-

-

Reserved

5

R/W

AER

Accept Error Packet: When set to 1, all packets with CRC error,

alignment error, and/or collided fragments will be accepted. When set to

0, all packets with CRC error, alignment error, and/or collided

fragments will be rejected.

4

R/W

AR

Accept Runt: This bit allows the receiver to accept packets that are

smaller than 64 bytes. The packet must be at least 8 bytes long to be

accepted as a runt. Set to 1 to accept runt packets.

3

R/W

AB

Accept Broadcast packets: Set to 1 to accept, 0 to reject.

2

R/W

AM

Accept Multicast packets: Set to 1 to accept, 0 to reject.

1

R/W

APM

Accept Physical Match packets: Set to 1 to accept, 0 to reject.

0

R/W

AAP

Accept All Packets: Set to 1 to accept all packets with a physical

destination address, 0 to reject.

Single Chip Multifunction 10/100 Ethernet Controller w/Power Management 17 Track ID: JATR-1076-21 Rev. 1.2

Share Link: