DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SAA2502H 데이터 시트보기 (PDF) - Philips Electronics

부품명
상세내역
제조사
SAA2502H
Philips
Philips Electronics 
SAA2502H Datasheet PDF : 64 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
Philips Semiconductors
ISO/MPEG Audio Source Decoder
Preliminary specification
SAA2502
handbook, full pagewidth RESET
CMODE
CCLK
(1)
I2C-bus mode
L3 mode
(2)
,,,,,,,, (3)
MGE482
(1) The value of the CMODE signal while RESET is asserted defines the microcontroller interface mode; CMODE = logic 1 = I2C-bus,
CMODE = logic 0 = L3. No transfers can be performed (CCLK stays HIGH).
(2) L3 mode of operation only. For a correct initialization of the interface unit, it is mandatory to make CMODE HIGH and LOW again after RESET has
been de-asserted. This must occur before any L3 transfer (even to or from other devices) is performed. As shown CCLK should stay HIGH during
this step.
(3) Now the first transfer can be performed on the microcontroller bus.
Any deviation from these steps may result in undefined behaviour of the microcontroller interface, even with the possibility of disturbing transfers
to other devices connected to the control bus.
At a hard reset, all writeable data items are forced to their default values.
Fig.18 Microcontroller interface initialization procedure.
7.6.5 TRANSFER PROTOCOLS
7.6.5.1 L3 transfer protocol
The protocol enables writing of settings and reading of status and/or data. In this protocol, the host first issues a 6-bit
wide ‘device address’ on CDATA while CMODE = logic 0. All devices connected to the bus read this address. Then data
transfers to or from the host are carried out while CMODE = logic 1. All devices with a different device address must
neglect these data transfers until the next address is issued. Only the device with an address equal to the issued device
address performs the transfer.
Table 20 L3 device address.
BIT 7
0
BIT 6
1
BIT 5
1
BIT 4
0
BIT 3
0
BIT 2
0
BIT 1
DOM1(1)
BIT 0
DOM0(1)
Note
1. The ‘Data Operation Mode’ bits DOM1 and DOM0 define the current sub-mode of the control interface until the next
time a device address is issued (see Table 21).
Table 21 DOM1 and DOM0 bits
DOM1
0
0
1
1
DOM0
0
1
0
1
FUNCTION
data (new local register contents) sent to the SAA2502
data (current local register contents) sent to the microcontroller
local register address sent to the SAA2502
short (1 byte) SAA2502 status report sent to the microcontroller
1997 Nov 17
29

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]