Z86C3312PEC 데이터 시트보기 (PDF) - Zilog
부품명
상세내역
제조사
Z86C3312PEC Datasheet PDF : 16 Pages
| |||
AC ELECTRICAL CHARACTERISTICS
Handshake Timing Table
No Symbol
Parameter
VCC
Note [1]
T=
A
0°C
to
+70°C
12 MHz 16 MHz
Min Max Min Max
1 TsDI(DAV) Data In Setup Time
3.0V 0
0
5.5V 0
0
2 ThDI(RDY) Data In Hold Time
3.0V 0
0
5.5V 0
0
3 TwDAV
Data Available Width
3.0V
5.5V
4 TdDAVI(RDY) DAV Fall to RDY Fall Delay 3.0V
5.5V
155
155
110
110
0
0
0
0
5 TdDAVId(RDY) DAV Out to DAV Fall Delay 3.0V
5.5V
6 RDY0d(DAV) RDY Rise to DAV Fall Delay 3.0V
5.5V
120
120
80
80
0
0
0
0
7 TdD0(DAV) Data Out to DAV Fall Delay 3.0V 42
31
5.5V 42
31
8 TdDAV0(RDY) DAV Fall to RDY Fall Delay 3.0V 0
0
5.5V 0
0
9 TdRDY0(DAV) RDY Fall to DAV Rise Delay 3.0V
5.5V
10 TwRDY
RDY Width
3.0V
5.5V
11 TdRDY0d(DAV) RDY Rise to DAV Fall Delay 3.0V
5.5V
160
160
115
115
110
110
80
80
110
110
80
80
T
A
=
–40°C
to
+105°C
12 Mhz 16 MHz
Min Max Min Max
0
0
0
0
0
0
0
0
155
155
110
110
0
0
0
0
120
120
80
80
0
0
0
0
42
31
42
31
0
0
0
0
160
160
115
115
110
110
80
80
110
110
80
80
Notes:
[1] Timing Reference uses 0.7 VCC for a logic 1 and 0.2 VCC for a logic 0.
[2]
The
V
CC
voltage
specification
of
3.0V
guarantees
3.3V
±
0.3V and the
VDD voltage specification of 5.5V guarantees 5.0V ± 0.5V.
Z86C33/C43
CP95DZ80202
Direction
Data
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
16
Share Link: 