TSC80251G2D 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

TSC80251G2D

8/16-bit Microcontroller with Serial Communication Interfaces

Atmel Corporation 

Data Memory

compatibility with the C51 Architecture). When PC increments beyond the end of seg-

ment FE:, it continues at the reset address FF:0000h (linearity). When PC increments

beyond the end of segment 01:, it loops to the beginning of segment 00: (this prevents

from its going into the reserved area).

The TSC80251G2D derivatives implement 1 Kbyte of on-chip data RAM. Figure 5

shows the split of the internal and external data memory spaces. This memory is

mapped in the data space just over the 32 bytes of registers area (see TSC80251 Pro-

grammers’ Guide). Hence, the part of the on-chip RAM located from 20h to FFh is bit

addressable. This on-chip RAM is not accessible through the program/code memory

space.

For faster computation with the on-chip ROM/EPROM code of the

TSC83251G2D/TSC87251G2D, its upper 16 KB are also mapped in the upper part of

the region 00: if the On-Chip Code Memory Map configuration bit is cleared (EMAP# bit

in UCONFIG1 byte, see Figure ). However, if EA# is tied to a low level, the

TSC80251G2D derivative is running as a ROMless product and the code is actually

fetched in the corresponding external memory (i.e. the upper 16 KB of the lower 32 KB

of the segment FF:). If EMAP# bit is set, the on-chip ROM is not accessible through the

region 00:.

All the accesses to the portion of the data space with no on-chip memory mapped onto

are redirected to the external memory.

Figure 5. Data Memory Mapping

Data External

Memory Space

Data Segments

32 KB

32 KB

FF:FFFFh

EA# = 0

FF:8000h

FF:7FFFh

FF:0000h

FE:FFFFh

EA# = 1

64 KB

On-chip ROM/EPROM

Code Memory

16 KB

16 KB

FE:0000h

FD:FFFFh

Reserved

02:0000h

01:FFFFh

EMAP# = 0

64 KB

16 KB

ª47 KB

EMAP# = 1

01:0000h

00:FFFFh

00:C000h

00:BFFFh

00:0420h

RAM Data

1 Kbyte

32 bytes reg.

12 AT/TSC8x251G2D

4135D–8051–08/05

Share Link: