Product Preview
CONTROL INTERFACE TIMING – 2-WIRE MODE
SDIN
SCLK
t3
t6
t1
t5
t2
t7
t9
t3
t4
WM8750L
t8
Figure 5 Control Interface Timing – 2-Wire Serial Control Mode
Test Conditions
DCVDD = 1.42V, DBVDD = 3.3V, DGND = 0V, TA = +25oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless
otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Program Register Input Information
SCLK Frequency
0
400
kHz
SCLK Low Pulse-Width
t1
600
ns
SCLK High Pulse-Width
t2
1.3
us
Hold Time (Start Condition)
t3
600
ns
Setup Time (Start Condition)
t4
600
ns
Data Setup Time
t5
100
ns
SDIN, SCLK Rise Time
t6
300
ns
SDIN, SCLK Fall Time
t7
300
ns
Setup Time (Stop Condition)
t8
600
ns
Data Hold Time
t9
900
ns
Pulse width of spikes that will be suppressed
tps
0
5
ns
PP Rev 1.77 May 2003
15