AT89C51AC2-RLTUM 데이터 시트보기 (PDF) - Atmel Corporation

부품명

상세내역

제조사

AT89C51AC2-RLTUM

Enhanced 8-bit Microcontroller with 32 KB Flash Memory

Atmel Corporation 

I/O Configurations

Each Port SFR operates via type-D latches, as illustrated in Figure 1 for Ports 3 and 4. A

CPU "write to latch" signal initiates transfer of internal bus data into the type-D latch. A

CPU "read latch" signal transfers the latched Q output onto the internal bus. Similarly, a

"read pin" signal transfers the logical level of the Port pin. Some Port data instructions

activate the "read latch" signal while others activate the "read pin" signal. Latch instruc-

tions are referred to as Read-Modify-Write instructions. Each I/O line may be

independently programmed as input or output.

Port 1, Port 3 and Port 4

Figure 1 shows the structure of Ports 1 and 3, which have internal pull-ups. An external

source can pull the pin low. Each Port pin can be configured either for general-purpose

I/O or for its alternate input output function.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px reg-

ister (x = 1,3 or 4). To use a pin for general-purpose input, set the bit in the Px register.

This turns off the output FET drive.

To configure a pin for its alternate function, set the bit in the Px register. When the latch

is set, the "alternate output function" signal controls the output level (see Figure 1). The

operation of Ports 1, 3 and 4 is discussed further in the "quasi-Bidirectional Port Opera-

tion" section.

Figure 1. Port 1, Port 3 and Port 4 Structure

READ

LATCH

INTERNAL

BUS

WRITE

TO

LATCH

D P1.X Q

P3.X

P4.X

LATCH

CL

ALTERNATE

OUTPUT

FUNCTION

VCC

INTERNAL

PULL-UP (1)

P1.x

P3.x

P4.x

Port 0 and Port 2

READ

PIN

ALTERNATE

INPUT

FUNCTION

Note: The internal pull-up can be disabled on P1 when analog function is selected.

Ports 0 and 2 are used for general-purpose I/O or as the external address/data bus. Port

0, shown in Figure 3, differs from the other Ports in not having internal pull-ups. Figure 3

shows the structure of Port 2. An external source can pull a Port 2 pin low.

To use a pin for general-purpose output, set or clear the corresponding bit in the Px reg-

ister (x = 0 or 2). To use a pin for general-purpose input, set the bit in the Px register to

turn off the output driver FET.

6 A/T89C51AC2

4127H–8051–02/08

Share Link: