MU9C8248 데이터 시트보기 (PDF) - Music Semiconductors
부품명
상세내역
제조사
MU9C8248 Datasheet PDF : 28 Pages
| |||
TIMING DIAGRAMS (CONT’D)
HOST PROCESSOR INTERFACE TIMING
INTEL-MODE WRITE CYCLE
MU9C8248
/CS, /WS
ALE
A5-A0
D15-D0
/HBDIR
/HBEN
/HBRDY
20
25
21 24
26
22
23
VALID
VALID (SEE NOTE 1)
29
27
42
39
HIGH - Z
40
41
38
32
33
35
30
36
HIGH - Z (SEE NOTE 2)
37
Note 1: For Non-Muxed Data/Address lines
Note 2: For clarity, levels for /HBRDY are shown without the effect of the required pull-up resistor.
HOST PROCESSOR INTERFACE TIMING
INTEL-MODE READ CYCLE
/CS, /RS
ALE
A5-A0
D15-D0
/HBDIR
/HBEN
/HBRDY
20
25
21 24
26
22
23
VALID
VALID (SEE NOTE 1)
29
34
27
HIGH - Z
31
28
30
(HIGH)
32
35
33
36
HIGH - Z (SEE NOTE 2)
37
Note 1: For Non-Muxed Data/Address lines
Note 2: For clarity, /HBRDY levels are shown without the effect of the required pull-up resistor.
25
Rev. 2.5 Web
Share Link: 