IS62LV1024LL-45B 데이터 시트보기 (PDF) - Integrated Circuit Solution Inc

부품명

상세내역

제조사

IS62LV1024LL-45B

128K x 8 LOW POWER and LOW Vcc CMOS STATIC RAM

Integrated Circuit Solution Inc 

IS62LV1024L/LL

WRITE CYCLE NO. 2 (+-, CE2 Controlled)(1,2)

tWC

ADDRESS

tSA

tSCE1

tHA

CE1

CE2

WE

DOUT

DIN

tSCE2

tAW

tPWE(4)

tHZWE

DATA UNDEFINED

HIGH-Z

tLZWE

tSD

tHD

DATA-IN VALID

Notes:

1. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to

initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the

rising or falling edge of the signal that terminates the Write.

2. I/O will assume the High-Z state if OE = VIH.

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol Parameter

Test Condition

Min. Max. Unit

VDR

Vcc for Data Retention

See Data Retention Waveform

2.0 3.6

V

IDR

Data Retention Current

Vcc = 2.0V, CE1 ≥ Vcc – 0.2V Com. (-L) — 30

µA

Com. (-LL) — 5

µA

Ind. (-L) — 50

µA

Ind. (-LL) — 10

µA

tSDR

Data Retention Setup Time See Data Retention Waveform

0—

ns

tRDR

Recovery Time

See Data Retention Waveform

tRC —

ns

DATA RETENTION WAVE.ORM (+- Controlled)

VCC

3.0V

tSDR

Data Retention Mode

tRDR

2.2V

VDR

CE1

GND

CE1 ≥ VCC - 0.2V

8

Integrated Circuit Solution Inc.

LPSR018-0D 07/06/2001

Share Link: