HMP8154(2009) View Datasheet(PDF) - Intersil
Part Name
Description
Manufacturer
HMP8154 Datasheet PDF : 34 Pages
| |||
HMP8154, HMP8156A
TABLE 18. HOST CONTROL REGISTER
BIT
NUMBER
FUNCTION
SUB ADDRESS = 0FH
DESCRIPTION
7
Software Reset
Setting this bit to “1” initiates a software reset. It is automatically reset to a “0” after the reset
sequence is complete.
6
Power Down Enable 0 = Normal operation
1 = Power down mode
5
NTSC/PAL 2
Output Mode
0 = Enabled
1 = Disabled
4
Closed Caption
0 = Caption_21A and Caption_21B data registers contain unused data
Line 21
1 = Data has been output, host processor may now write to the registers
Write Status
3
Closed Caption
0 = Caption_284A and Caption_284B data registers contain unused data
Line 284
1 = Data has been output, host processor may now write to the registers
Write Status
2
NTSC/PAL 1
Output Mode
0 = Enabled
1 = Disabled
1
Y/G
Output Mode
0 = Enabled
1 = Disabled
0
C/B
Output Mode
0 = Enabled
1 = Disabled
RESET
STATE
0B
0B
0B
1B
1B
0B
0B
0B
BIT
NUMBER
FUNCTION
7-0
Line 21 Caption
Data
(First Byte)
BIT
NUMBER
FUNCTION
7-0
Line 21 Caption
Data
(Second Byte)
BIT
NUMBER
FUNCTION
7-0
Line 284 Caption
Data
(First Byte)
TABLE 19. CLOSED CAPTION_21A DATA REGISTER
SUB ADDRESS = 10H
DESCRIPTION
This register is cascaded with the closed caption_21B data register and they are read out
serially as 16 bits during line 18, 21, or 22 if line 21 captioning is enabled. Bit D0 of the 21A
data register is shifted out first.
RESET
STATE
80H
TABLE 20. CLOSED CAPTION_21B DATA REGISTER
SUB ADDRESS = 11H
DESCRIPTION
This register is cascaded with the closed caption_21A data register and they are read out
serially as 16 bits during line 18, 21, or 22 if line 21 captioning is enabled. Bit D0 of the 21A
data register is shifted out first.
RESET
STATE
80H
TABLE 21. CLOSED CAPTION_284A DATA REGISTER
SUB ADDRESS = 12H
DESCRIPTION
This register is cascaded with the closed caption_284B data register and they are read out
serially as 16 bits during line 281, 284, or 335 if line 284 captioning is enabled. Bit D0 of the
284A data register is shifted out first.
RESET
STATE
80H
21
FN4343.5
August 20, 2009
Share Link: 