TC655EUNTR View Datasheet(PDF) - Microchip Technology

Part Name

Description

Manufacturer

TC655EUNTR

Dual SMBus™ PWM Fan Speed Controllers With Fan Fault Detection

Microchip Technology 

TC654/TC655

ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise noted, all limits are specified for VDD = 3.0 V to 5.5 V,

-40°C <TA < +85°C.

Parameters

Sym

Min

Typ

Max Units

Conditions

2-Wire Serial Bus Interface

Logic Input High

VIH

2.1

—

—

Logic Input Low

VIL

—

—

0.8

Logic Output Low

VOL

—

—

0.4

Input Capacitance SDA, SCLK

CIN

—

10

15

I/O Leakage Current

ILEAK

-1.0

—

+1.0

SDA Output Low Current

IOLSDA

6

—

—

Note 1: Not production tested, ensured by design, tested during characterization.

2: For 5.0 V > VDD ≤ 5.5 V, the limit for VIH = 2.2 V.

V Note 2

V

V IOL = 3 mA

pF Note 1

µA

mA VOL = 0.6 V

TEMPERATURE SPECIFICATIONS

Electrical Characteristics: Unless otherwise noted, all parameters apply at VDD = 3.0 V to 5.5 V

Parameters

Symbol Min Typ Max Units

Conditions

Temperature Ranges

Specified Temperature Range

Operating Temperature Range

Storage Temperature Range

Thermal Package Resistances

Thermal Resistance, 10 Pin MSOP

TA

-40

—

+85

°C

TA

-40

—

+125

°C

TA

-65

—

+150

°C

θJA

—

113

—

°C/W

TIMING SPECIFICATIONS

Electrical Characteristics: Unless otherwise noted, all limits are specified for VDD = 3.0 V to 5.5 V,

-40°C <TA < +85°C

Parameters

Sym

Min

Typ Max Units

Conditions

SMBus Interface (See Figure 1-1)

Serial Port Frequency

Low Clock Period

High Clock Period

SCLK and SDA Rise Time

SCLK and SDA Fall Time

Start Condition Setup Time

SCLK Clock Period Time

Start Condition Hold Time

Data in SetupTime to SCLK

High

fSC

0

tLOW

4.7

tHIGH

4.7

tR

—

tF

—

tSU(START)

4.7

tSC

10

tH(START)

4.0

tSU-DATA

250

— 100 kHz Note 1

—

— µsec Note 1

—

— µsec Note 1

— 1000 nsec Note 1

— 300 nsec Note 1

—

— µsec Note 1

—

— µsec Note 1

—

— µsec Note 1

—

— nsec Note 1

Data in Hold Time after SCLK

tH-DATA

300

Low

—

— nsec Note 1

Stop Condition Setup Time

tSU(STOP)

4.0

Bus Free Time Prior to New

tIDLE

4.7

Transition

—

— µsec Note 1

—

µsec Note 1 and Note 2

Note 1: Not production tested, ensured by design, tested during characterization.

2: Time the bus must be free before a new transmission can start.

DS21734A-page 4

 2002 Microchip Technology Inc.

Share Link: