NT5SV16M8CT View Datasheet(PDF) - Nanya Technology

Part Name

Description

Manufacturer

NT5SV16M8CT

128Mb Synchronous DRAM

Nanya Technology 

NT5SV32M4CT

NT5SV16M8CT

NT5SV8M16CT

128Mb Synchronous DRAM

Features

• High Performance:

fCK

Clock

Frequency

tCK Clock Cycle

tAC

Clock Access

Time1

tAC

Clock Access

Time2

-7K 3

CL=2

133

7.5

—

5.4

-75B,

CL=3

133

7.5

—

-8B,

CL=2

100

10

—

Units

MHz

ns

ns

5.4

6

ns

1. Terminated load. See AC Characteristics on page 37.

2. Unterminated load. See AC Characteristics on page 37.

3. tRP = tRCD = 2 CKs

• Single Pulsed RAS Interface

• Fully Synchronous to Positive Clock Edge

• Four Banks controlled by BS0/BS1 (Bank Select)

• Programmable CAS Latency: 2, 3

• Programmable Burst Length: 1, 2, 4, 8

• Programmable Wrap: Sequential or Interleave

• Multiple Burst Read with Single Write Option

• Automatic and Controlled Precharge Command

• Data Mask for Read/Write control (x4, x8)

• Dual Data Mask for byte control (x16)

• Auto Refresh (CBR) and Self Refresh

• Suspend Mode and Power Down Mode

• Standard Power operation

• 4096 refresh cycles/64ms

• Random Column Address every CK (1-N Rule)

• Single 3.3V ± 0.3V Power Supply

• LVTTL compatible

• Package: 54-pin 400 mil TSOP-Type II

Description

The NT5SV32M4CT, NT5SV16M8CT, and NT5SV8M16CT

are four-bank Synchronous DRAMs organized as 8Mbit x 4

I/O x 4 Bank, 4Mbit x 8 I/O x 4 Bank, and 2Mbit x 16 I/O x 4

Bank, respectively. These synchronous devices achieve

high-speed data transfer rates of up to 133MHz by employing

a pipeline chip architecture that synchronizes the output data

to a system clock. The chip is fabricated with NTC’s

advanced 128Mbit single transistor CMOS DRAM process

technology.

The device is designed to comply with all JEDEC standards

set for synchronous DRAM products, both electrically and

mechanically. All of the control, address, and data input/out-

put (I/O or DQ) circuits are synchronized with the positive

edge of an externally supplied clock.

RAS, CAS, WE, and CS are pulsed signals which are exam-

ined at the positive edge of each externally applied clock

(CK). Internal chip operating modes are defined by combina-

tions of these signals and a command decoder initiates the

necessary timings for each operation. A fourteen bit address

bus accepts address data in the conventional RAS/CAS mul-

tiplexing style. Twelve row addresses (A0-A11) and two bank

select addresses (BS0, BS1) are strobed with RAS. Eleven

column addresses (A0-A9, A11) plus bank select addresses

and A10 are strobed with CAS. Column address A11 is

dropped on the x8 device, and column addresses A11 and

A9 are dropped on the x16 device.

Prior to any access operation, the CAS latency, burst length,

and burst sequence must be programmed into the device by

address inputs A0-A11, BS0, BS1 during a mode register set

cycle. In addition, it is possible to program a multiple burst

sequence with single write cycle for write through cache oper-

ation.

Operating the four memory banks in an interleave fashion

allows random access operation to occur at a higher rate

than is possible with standard DRAMs. A sequential and gap-

less data rate of up to 133MHz is possible depending on

burst length, CAS latency, and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are sup-

ported.

REV 1.0

May, 2001

1

© NANYA TECHNOLOGY CORP. All rights reserved.

NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

This datasheet has been downloaded from http://www.digchip.com at this page

Share Link: