LTC1545CG View Datasheet(PDF) - Linear Technology
Part Name
Description
Manufacturer
LTC1545CG Datasheet PDF : 16 Pages
| |||
UW
W
SWITCHI G TI E WAVEFOR S
VOD2
B–A
–VOD2
VOH
R
VOL
0V
tPLH
1.5V
f = 1MHz : tr ≤ 10ns : tf ≤ 10ns
INPUT
0V
tPHL
OUTPUT
1.5V
Figure 6. V.11 Receiver Propagation Delays
LTC1545
1545 F06
3V
D
0V
VO
A
–VO
1.5V
tPHL
3V
0V
–3V
tf
1.5V
tPLH
3V
0V
–3V
tr
1545 F07
Figure 7. V.10, V.28 Driver Propagation Delays
VIH
A
VIL
VOH
R
VOL
1.5V
tPHL
1.5V
1.5V
tPLH
1.5V
1545 F08
Figure 8. V.10, V.28 Receiver Propagation Delays
APPLICATIONS INFORMATION
Overview
The LTC1543/LTC1545 form the core of a complete soft-
ware-selectable DTE or DCE interface port that supports
the RS232, RS449, EIA530, EIA530-A, V.35, V.36 or X.21
protocols. Cable termination may be implemented using
the LTC1344A software-selectable cable termination chip
or by using existing discrete designs.
A complete DCE-to-DTE interface operating in EIA530
mode is shown in Figure 9. The LTC1543 of each port is
used to generate the clock and data signals. The LTC1545
is used to generate the control signals along with LL (Local
Loop-Back), RL (Remote Loop-Back), TM (Test Mode)
and RI (Ring Indicate). The LTC1344A cable termination
chip is used only for the clock and data signals because
they must support V.35 cable termination. The control
signals do not need any external resistors.
Mode Selection
The interface protocol is selected using the mode select
pins M0, M1 and M2 (see the Mode Selection table).
For example, if the port is configured as a V.35 interface,
the mode selection pins should be M2 = 1, M1 = 0, M0 = 0.
For the control signals, the drivers and receivers will
operate in V.28 (RS232) electrical mode. For the clock and
data signals, the drivers and receivers will operate in V.35
electrical mode. The DCE/DTE pin will configure the port
for DCE mode when high, and DTE when low.
The interface protocol may be selected simply by plugging
the appropriate interface cable into the connector. The
mode pins are routed to the connector and are left uncon-
nected (1) or wired to ground (0) in the cable as shown in
Figure 10.
7
Share Link: 