A16450 View Datasheet(PDF) - Altera Corporation
Part Name
Description
Manufacturer
A16450 Datasheet PDF : 16 Pages
| |||
a16450 Universal Asynchronous Receiver/Transmitter Data Sheet
Table 1. a16450 Ports (Part 2 of 2)
Name
sin
wr
Type
Input
Input
nwr
Input
a[2..0]
din[7..0]
Input
Input
nbaudout Output
csout
Output
ddis
Output
ndtr
Output
intr
nout1
Output
Output
nout2
Output
nrts
Output
sout
Output
dout[7..0] Output
Polarity
Description
–
High
Low
–
–
Low
High
High
Low
High
Low
Low
Low
High
–
Serial data input. Receives data for the a16450.
Write control. When wr or nwr is asserted and the a16450 is selected,
write transactions to internal registers are possible.
Write control. When wr or nwr is asserted and the a16450 is selected,
write transactions to internal registers are possible.
Register address bus. Selects one of the internal registers. See Table 2.
Data input bus. The microprocessor writes to internal registers via the
din[7..0] bus.
Baud out. Transmitter clock that is controlled by the programmable baud
rate generator. Operates at 16 times the baud rate clock.
Chip select output. Indicates that the a16450 has been selected (i.e., the
cs0, cs1 and ncs2 inputs are asserted).
Driver disable. Indicates that the microprocessor is reading data from the
a16450. This output is intended as a disable or direction control between
the a16450 and the microprocessor.
Data terminal ready. Indicates that the a16450 is ready to exchange data.
This output is controlled by writing to bit 0 of the modem control register.
Interrupt. Indicates that an enabled interrupt condition has been met.
User-programmable output 1. This output is controlled by writing to bit 2 of
the modem control register.
User-programmable output 2. This output is controlled by writing to bit 3 of
the modem control register.
Request to send. Indicates that the a16450 is ready to exchange data. This
output is controlled by writing to bit 1 of the modem control register.
Serial data out. Serial (transmitter) data out. When mr is asserted, the sout
output is asserted.
Data output bus.
Altera Corporation
67
Share Link: 