ATTINY43U View Datasheet(PDF) - Atmel Corporation

Part Name

Description

Manufacturer

ATTINY43U

8-bit Microcontroller with 4K Bytes In-System Programmable Flash and Boost Converter

Atmel Corporation 

ATtiny43U

4. AVR CPU Core

4.1 Introduction

This section discusses the AVR core architecture in general. The main function of the CPU core

is to ensure correct program execution. The CPU must therefore be able to access memories,

perform calculations, control peripherals, and handle interrupts.

4.2 Architectural Overview

Figure 4-1. Block Diagram of the AVR Architecture

Flash

Program

Memory

Instruction

Register

Instruction

Decoder

Control Lines

Program

Counter

Data Bus 8-bit

Status

and Control

32 x 8

General

Purpose

Registrers

ALU

Interrupt

Unit

Watchdog

Timer

Analog

Comparator

Data

SRAM

EEPROM

Timer/Counter 0

Timer/Counter 1

Universal

Serial Interface

I/O Lines

In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with

separate memories and buses for program and data. Instructions in the Program memory are

executed with a single level pipelining. While one instruction is being executed, the next instruc-

tion is pre-fetched from the Program memory. This concept enables instructions to be executed

in every clock cycle. The Program memory is In-System Reprogrammable Flash memory.

7

8048C–AVR–02/12

Share Link: