TDA7498MV View Datasheet(PDF) - Unspecified

Part Name

Description

Manufacturer

TDA7498MV

100 W mono BTL class-D audio amplifier

Unspecified 

TDA7498MV

5.5

Internal and external clocks

Application information

The clock of the class-D amplifier can be generated internally or can be driven by an

external source.

If two or more class-D amplifiers are used in the same system, it is recommended that all

devices operate at the same clock frequency. This can be implemented by using one

TDA7498MV as master clock, while the other devices are in slave mode, that is, externally

clocked. The clock interconnect is via pin SYNCLK of each device. As explained below,

SYNCLK is an output in master mode and an input in slave mode.

5.5.1

Master mode (internal clock)

Using the internal oscillator, the output switching frequency, fSW, is controlled by the

resistor, ROSC, connected to pin ROSC:

fSW = 106 / [(ROSC * 16 + 182) * 4] kHz

where ROSC is in kΩ.

In master mode, pin SYNCLK is used as a clock output pin whose frequency is:

fSYNCLK = 2 * fSW

For master mode to operate correctly then resistor ROSC must be less than 60 kΩ as given

below in Table 9: "How to set up SYNCLK".

5.5.2

Slave mode (external clock)

In order to accept an external clock input the pin ROSC must be left open, that is, floating.

This forces pin SYNCLK to be internally configured as an input as given in Table 9: "How to

set up SYNCLK".

The output switching frequency of the slave devices is:

fSW = fSYNCLK / 2

Table 9: How to set up SYNCLK

Mode

ROSC

SYNCLK

Master

Slave

ROSC < 60 kΩ

Floating (not connected)

Output

Input

Figure 22: Master and slave connection

DocID016505 Rev 6

19/26

Share Link: