10.0 Power ON/OFF Sequence
VDD power and lamp on/off sequence is as follows. Interface signals are also shown
in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.
(C) Copyright AU Optroncis, Inc.
2006 All Right Reserved.
No Reproduction and Redistribution Allowed.
G084SN05 V.3 ver.0.1
21/25