FS6385 View Datasheet(PDF) - AMI Semiconductor
Part Name
Description
Manufacturer
FS6385 Datasheet PDF : 5 Pages
| |||
X T
)6
7ULSOH 3// &ORFN *HQHUDWRU ,&
March 2000
)25 5(9,(:
1.0 Features
• Triple phase-locked loop (PLL) device with three out-
put clock frequencies
• 3.3V supply voltage
• Small circuit board footprint (8-pin 0.150″ SOIC)
• Custom frequency selections available - contact your
local AMI Sales Representative for more information
Figure 1: Pin Configuration
CLKA 1
VSS 2
XIN 3
XOUT 4
8 SEL
7 VDD
6 CLKC
5 CLKB
8-pin (0.150″) SOIC
2.0 Description
The FS6385 is a monolithic CMOS clock generator IC
designed to minimize cost and component count in digital
video/audio systems.
Three high-resolution phase-locked loops generate three
output clocks (CLKA, CLKB and CLKC) through an array
of post-dividers. All frequencies are ratiometrically de-
rived from the crystal oscillator frequency. The locking of
all the output frequencies together can eliminate unpre-
dictable artifacts in video systems and reduce electro-
magnetic interference (EMI) due to frequency harmonic
stacking.
Table 1: Crystal / Output Frequencies
DEVICE fXIN (MHz) CLKA (MHz) CLKB (MHz) CLKC (MHz)
FS6385-xx
13.8240
36.8640(SEL=VSS)
(fXIN* 8 / 3)
16.9344(SEL=VDD)
(fXIN* 49 / 40)
16.9344
(fXIN* 49 / 40)
27.000
(fXIN * 125 / 64)
36.8640(SEL=VSS)
FS6385-yy
13.5000
(fXIN* 1024 / 375)
16.9344
16.9344(SEL=VDD) (fXIN* 784 / 625)
(fXIN* 784 / 625)
NOTE: Contact AMI for custom PLL frequencies
27.000
(fXIN * 2)
Figure 2: Block Diagram
XIN
XOUT
CRYSTAL
OSC.
PLL
CLKA
CLKB
DIVIDER
ARRAY
PLL
CLKC
PLL
SEL
FS6385
This document contains information on a preproduction product. Specifications and information herein are subject to change without notice.
,62
3.24.00
Share Link: 