DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SSD1810 View Datasheet(PDF) - Solomon Systech

Part Name
Description
Manufacturer
SSD1810 Datasheet PDF : 34 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
COMMAND TABLE
Table 5 Write Command Table (D/C=0, R/W(WR)=0, E(RD)=1
Bit Pattern
Command
Comment
0000X3X2X1X0
Set Lower Column Address
Set the lower nibble of the column address register using X3X2X1X0 as data
bits. The initial display line register is reset to 0000b after POR.
0001X3X2X1X0
Set Higher Column Address
Set the higher nibble of the colume address register using X3X2X1X0 as data
bits. The initial display line register is reset to 0000b after POR.
00100X2X1X0
00101X2X1X0
100X4X3X2X1X0
Set Internal Regulator Resistor Ratio
Set Power Control Register
Set Contrast Control Register
Feedback gain of the internal regulator generating VL6 increases as X2X1X0
increased from 000b to 111b.
After POR, X2X1X0 = 100b.
X0=0: turns off the output op-amp buffer (POR)
X0=1: turns on the output op-amp buffer
X1=0: turns off the internal regulator (POR)
X1=1: turns on the internal regulator
X2=0: turns off the internal voltage booster (POR)
X2=1: turns on the internal voltage booster
Sets one of 32 available values to the internal contrast control register using
X4X3X2X1X0. Maximum ± 4% VL6 output variation among the 32 levels should
be considered.
Recommend to use level 10010000b [90] as the center contrast control for
smaller output variance. The contrast control register is reset to 10000000b
after POR.
1010000X0
Set Segment Re-map
When Mode = 1: (34 mux)
X0=0: column address 12H is mapped to SEG2 (POR)
X0=1: column address 71H is mapped to SEG2
When Mode = 0 or NC (32 mux)
X0=0: column address 10H is mapped to SEG0 (POR)
X0=1: column address 73H is mapped to SEG0
See Table 1 on page 4 for detail
1010001X0
1010010X0
1010011X0
1010111X0
Set LCD Bias
Set Entire Display On/Off
Set Normal/Inverse Display
Set Display On/Off
X0=0: 1/6 bias (POR)
X0=1: 1/5 bias
X0=0: normal display (POR)
X0=1: entire display on
X0=0: normal display (POR)
X0=1: inverse display
X0=0: turns off LCD panel (POR)
X0=1: turns on LCD panel
1011X3X2X1X0
1100X3***
Set Page Address
Set COM Output Scan Direction
Set GDDRAM Page Address (0~8) for read/write using X3X2X1X0
X3=0: normal mode (POR)
X3=1: remapped mode. COM0-33 become COM33-0.
See Figure 8 on page 16 for detail mapping
11100000
Set Read-Modify-Write Mode
Read-modify-write mode will be entered in which the column address will not be
increased during display data read. After POR, Read-modify-write mode is
turned OFF.
11100010
Software Reset
Initialize the internal status
11101110
Set End of Read-Modify-Write Mode
Exit Read-modify-write mode. Column address before entering the mode will be
restored.After POR, Read-modify-write mode is turned OFF.
1010110X0
1111****
Set Indicator On/Off
Set Test Mode
X0=0: indicator off (POR)
X0=1: indicator on
Reserved for IC testing. Do NOT use
********
Set Power Save Mode
(Standby or Sleep)
Standby or sleep mode will be entered using compound commands.
Issue compound commands “Set Display Off” followed by “Set Entire display
On”.
01X5X4X3X2X1X0
Set Vertical Scroll Register
Set the vertical scroll value from 0-63 using 01X5X4X3X2X1X0 when Vertical
Scroll Value Range Register is set to 0.
The Vertical Scroll Register is reset to 01000000 after POR.
SSD1810/A
18
REV 1.1
05/01
SOLOMON

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]