AT26DF081A-SU(2005) View Datasheet(PDF) - Atmel Corporation
Part Name
Description
Manufacturer
AT26DF081A-SU Datasheet PDF : 36 Pages
| |||
AT26DF081A [Preliminary]
Figure 8-3. Sequential Program Mode – Status Register Polling
CS
Seqeuntial Program Mode
Command
Status Register Read Seqeuntial Program Mode
Command
Command
SI
Opcode A23-16 A15-8 A7-0 Data
05h
Opcode Data
SO
First Address to Program
HIGH-IMPEDANCE
STATUS REGISTER
DATA
Seqeuntial Program Mode Write Disable
Command
Command
05h
Opcode Data
04h
05h
STATUS REGISTER
DATA
STATUS REGISTER
DATA
Note: Each transition
shown for SI represents one byte (8 bits)
Figure 8-4. Sequential Program Mode – Waiting Maximum Byte Program Time
CS
Seqeuntial Program Mode
Command
tBP
Seqeuntial Program Mode
Command
tBP
Seqeuntial Program Mode
Command
SI
Opcode A23-16 A15-8 A7-0 Data
Opcode Data
Opcode Data
First Address to Program
SO
HIGH-IMPEDANCE
tBP
Write Disable
Command
04h
Note: Each transition
shown for SI represents one byte (8 bits)
8.3 Block Erase
A block of 4, 32, or 64 Kbytes can be erased (all bits set to the logical “1” state) in a single oper-
ation by using one of three different opcodes for the Block Erase command. An opcode of 20h is
used for a 4-Kbyte erase, an opcode of 52h is used for a 32-Kbyte erase, and an opcode of D8h
is used for a 64-Kbyte erase. Before a Block Erase command can be started, the Write Enable
command must have been previously issued to the device to set the WEL bit of the Status Reg-
ister to a logical “1” state.
To perform a Block Erase, the CS pin must first be asserted and the appropriate opcode (20h,
52h or D8h) must be clocked into the device. After the opcode has been clocked in, the three
address bytes specifying an address within the 4-, 32-, or 64-Kbyte block to be erased must be
clocked in. Any additional data clocked into the device will be ignored. When the CS pin is deas-
serted, the device will erase the appropriate block. The erasing of the block is internally self-
timed and should take place in a time of tBLKE.
Since the Block Erase command erases a region of bytes, the lower order address bits do not
need to be decoded by the device. Therefore, for a 4-Kbyte erase, address bits A11 - A0 will be
ignored by the device and their values can be either a logical “1” or “0”. For a 32-Kbyte erase,
address bits A14 - A0 will be ignored, and for a 64-Kbyte erase, address bits A15 - A0 will be
ignored by the device. Despite the lower order address bits not being decoded by the device, the
complete three address bytes must still be clocked into the device before the CS pin is deas-
serted, and the CS pin must be deasserted on an even byte boundary (multiples of eight bits);
otherwise, the device will abort the operation and no erase operation will be performed.
11
3600A–DFLASH–11/05
Share Link: 